From WikiChip
Difference between revisions of "cea-leti/microarchitectures/tsarlet"
< cea-leti

m (David moved page cea-leti/96-core 6-chiplet mips processor to cea-leti/tsarlet without leaving a redirect: CEA told me there's a name for it...)
Line 1: Line 1:
−
{{cealeti title|96-core 6-chiplet 3D stacked MIPS processor|arch}}
+
{{cealeti title|TSARLET|arch}}
 
{{microarchitecture}}
 
{{microarchitecture}}
−
'''96-Core 6-Chiplet 3D stacked MIPS processor''' (''no actual name was given to the project'') was a large-scale high-performance SoC technology demonstration by [[CEA-Leti]]. The project comprised 96 [[MIPS]] cores built using 6 [[chiplets]] [[3D stack]] on an active interposer in order to demonstarte in-package silicon [[scale-out]] capabilities with superior inter-chip capabilities while reducing the overall power and production cost.
+
'''TSARLET''' is a large-scale high-performance 3D stacked [[chiplets]]-based SoC technology demonstration by [[CEA-Leti]]. The project comprised 96 [[MIPS]] cores built using 6 [[chiplets]] [[3D stack]] on an active interposer in order to demonstarte in-package silicon [[scale-out]] capabilities with superior inter-chip capabilities while reducing the overall power and production cost.

Revision as of 01:09, 29 February 2020

Edit Values
* ERROR: "name" is missing!

TSARLET is a large-scale high-performance 3D stacked chiplets-based SoC technology demonstration by CEA-Leti. The project comprised 96 MIPS cores built using 6 chiplets 3D stack on an active interposer in order to demonstarte in-package silicon scale-out capabilities with superior inter-chip capabilities while reducing the overall power and production cost.

Retrieved from "https://en.wikichip.org/w/index.php?title=cea-leti/microarchitectures/tsarlet&oldid=96258"