Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "marvell/thunderx3"
(added family template) |
|||
| Line 3: | Line 3: | ||
| title = ThunderX3 | | title = ThunderX3 | ||
| image = <!--ThunderX3 logo.png--> | | image = <!--ThunderX3 logo.png--> | ||
| + | | no image = Yes | ||
| caption = ThunderX3 | | caption = ThunderX3 | ||
| developer = Marvell | | developer = Marvell | ||
Revision as of 19:32, 26 April 2019
| ThunderX3 | |
| ThunderX3 | |
| Developer | Marvell |
| Manufacturer | TSMC |
| Type | Microprocessors |
| Introduction | 2019 (announced) |
| ISA | ARMv8.2 |
| µarch | Triton |
| Word size | 64 bit 8 octets
16 nibbles |
| Technology | CMOS |
| Succession | |
| ← | |
| ThunderX2 | |
ThunderX3 is a family of 64-bit multi-core ARM server microprocessors planned by Marvell, succeeding the ThunderX2 line originally released by Cavium, now acquired by Marvell.
Overview
 |
This section is empty; you can help add the missing info by editing this page. |
Facts about "ThunderX3 - Marvell"
| designer | Marvell + |
| first announced | 2020 + |
| full page name | marvell/thunderx3 + |
| instance of | microprocessor family + |
| instruction set architecture | ARMv8.2 + |
| main designer | Marvell + |
| manufacturer | TSMC + |
| microarchitecture | Triton + |
| name | ThunderX3 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |