Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "cavium/thunderx"
(→Models) |
|||
| Line 69: | Line 69: | ||
|valuesep=, | |valuesep=, | ||
}} | }} | ||
| − | {{comp table count|ask=[[Category:microprocessor models by cavium]] [[microarchitecture:: | + | {{comp table count|ask=[[Category:microprocessor models by cavium]] [[microarchitecture::ThunderX1]]}} |
</table> | </table> | ||
{{comp table end}} | {{comp table end}} | ||
Revision as of 21:35, 3 December 2018
| ThunderX | |
.svg)
| |
| Developer | Cavium |
| Type | Microprocessors |
| Introduction | June 3, 2014 (announced) Dec 1, 2014 (launch) |
| ISA | ARMv8 |
| µarch | ThunderX |
| Word size | 64 bit 8 octets
16 nibbles |
| Process | 28 nm 0.028 μm
2.8e-5 mm |
| Technology | CMOS |
| Clock | 2,000 MHz-2,500 MHz |
| Succession | |
| → | |
| ThunderX2 | |
ThunderX is a family of 64-bit multi-core ARM server microprocessors introduced by Cavium.
Contents
Overview
The ThunderX was Cavium's first server-class ARMv8 processor based on custom ThunderX1 core, announced in 2014. Available in single and dual socket configurations using using Cavium Coherent Processor Interconnect (CCPI™). Up to 4 DDR3/4 memory controllers.
Models
CN88xx
- See also: ThunderX1 microarchitecture
The first parts of the ThunderX family, CN88xx series are based on the ThunderX1 microarchitecture. All parts have the following features in common.
- Mem: Up to 1 TiB of quad/hexa/octa- channel DDR3/4 2400 MT/s memory
- Up to 1 TiB in dual-socket configuration
- ISA: ARMv8, 128-bit NEON SIMD
- I/O: "multiple" PCIe Gen 3 Lanes
| List of ThunderX1 Processors | |||||
|---|---|---|---|---|---|
| Main processor | |||||
| Model | Launched | Cores | Threads | Frequency | PCIe Lanes |
| CN8890 | 31 March 2016 | 48 | 48 | 1.9 GHz 1,900 MHz 1,900,000 kHz | |
| Count: 1 | |||||
See also
- Qualcomm's Centriq
- Intel's Xeon Platinum, Gold, and Silver
Facts about "ThunderX - Cavium"
| designer | Cavium + |
| first announced | June 3, 2014 + |
| first launched | December 1, 2014 + |
| full page name | cavium/thunderx + |
| instance of | microprocessor family + |
| instruction set architecture | ARMv8 + |
| main designer | Cavium + |
| microarchitecture | ThunderX + |
| name | ThunderX + |
| process | 28 nm (0.028 μm, 2.8e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |