From WikiChip
Difference between revisions of "intel/cpuid"
< intel

Line 7: Line 7:
 
{| class="wikitable" style="text-align:center;"
 
{| class="wikitable" style="text-align:center;"
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 +
|-
 +
| {{intel|Cannon Lake|l=arch}} || {{intel|Cannon Lake U|U|l=core}} || 0 || 0x6 || 0x6 || 0x6 || [[Family 6 Model 102]]
 
|-
 
|-
 
| {{intel|Coffee Lake|l=arch}} || {{intel|Coffee Lake S|S|l=core}}/{{intel|Coffee Lake H|H|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
 
| {{intel|Coffee Lake|l=arch}} || {{intel|Coffee Lake S|S|l=core}}/{{intel|Coffee Lake H|H|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]

Revision as of 20:05, 28 January 2018

Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture:


Under construction icon-blue.svg This article is a work in progress!
Microarchitecture Core Extended Family Family Extended Model Model
Cannon Lake U 0 0x6 0x6 0x6 Family 6 Model 102
Coffee Lake S/H 0 0x6 0x9 0xE Family 6 Model 158
Kaby Lake DT/H/S/X 0 0x6 0x9 0xE Family 6 Model 158
Y/U 0 0x6 0x8 0xE Family 6 Model 142
Skylake X/SP 0 0x6 0x5 0x5 Family 6 Model 85
DT/H/S 0 0x6 0x5 0xE Family 6 Model 94
Y/U 0 0x6 0x4 0xE Family 6 Model 78
 
Sandy Bridge M 0 0x6 0x2 0xA Family 6 Model 42
 
Goldmont Denverton 0 0x6 0x5 0xF Family 6 Model 95


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cpuid&oldid=73235"