From WikiChip
Difference between revisions of "amd/ryzen 3/2200u"
< amd‎ | ryzen 3

(2200U)
 
(Actually this has a base of 2.5Ghz and 3 CUs per the presentation slide.)
Line 12: Line 12:
 
|series=2000U
 
|series=2000U
 
|locked=Yes
 
|locked=Yes
−
|frequency=2,000 MHz
+
|frequency=2,500 MHz
 
|turbo frequency1=3,400 MHz
 
|turbo frequency1=3,400 MHz
−
|clock multiplier=20
+
|clock multiplier=25
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86
Line 32: Line 32:
 
|package module 1={{packages/amd/socket fp5}}
 
|package module 1={{packages/amd/socket fp5}}
 
}}
 
}}
−
'''Ryzen 3 2200U''' is a {{arch|64}} [[dual-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[AMD]] in late [[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 2200U operates at a base frequency of 2 GHz with a [[TDP]] of 15 W and a {{amd|Precision Boost|Boost}} frequency of 3.4 GHz. This MPU supports up to ? GiB of dual-channel DDR4-2400 memory and incorporates {{amd|Radeon Vega 6}} Graphics.
+
'''Ryzen 3 2200U''' is a {{arch|64}} [[dual-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[AMD]] in late [[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 2200U operates at a base frequency of 2.5 GHz with a [[TDP]] of 15 W and a {{amd|Precision Boost|Boost}} frequency of 3.4 GHz. This MPU supports up to ? GiB of dual-channel DDR4-2400 memory and incorporates {{amd|Radeon Vega 3}} Graphics.
  
 
This model supports a configurable TDP-down of 12 W and TDP-up of 25 W.
 
This model supports a configurable TDP-down of 12 W and TDP-up of 25 W.
Line 79: Line 79:
 
== Graphics ==
 
== Graphics ==
 
{{integrated graphics
 
{{integrated graphics
−
| gpu                = Radeon Vega 8
+
| gpu                = Radeon Vega 3
 
| device id          =  
 
| device id          =  
 
| designer            = AMD
 
| designer            = AMD
−
| execution units    = 6
+
| execution units    = 3
−
| unified shaders    = 384
+
| unified shaders    = 192
 
| max displays        =  
 
| max displays        =  
 
| max memory          =  
 
| max memory          =  

Revision as of 00:26, 12 January 2018

Edit Values
Ryzen 3 2200U
General Info
DesignerAMD
ManufacturerGlobalFoundries
Model Number2200U
MarketMobile
IntroductionJanuary 8, 2017 (announced)
January 8, 2017 (launched)
ShopAmazon
General Specs
FamilyRyzen 3
Series2000U
LockedYes
Frequency2,500 MHz
Turbo Frequency3,400 MHz (1 core)
Clock multiplier25
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureZen
Core NameRaven Ridge
Process14 nm
Transistors4,950,000,000
TechnologyCMOS
Die209.78 mm²
Word Size64 bit
Cores2
Threads4
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP15 W
cTDP down12 W
cTDP up25 W
Packaging
Template:packages/amd/socket fp5

Ryzen 3 2200U is a 64-bit dual-core mid-range performance x86 mobile microprocessor introduced by AMD in late 2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 2200U operates at a base frequency of 2.5 GHz with a TDP of 15 W and a Boost frequency of 3.4 GHz. This MPU supports up to ? GiB of dual-channel DDR4-2400 memory and incorporates Radeon Vega 3 Graphics.

This model supports a configurable TDP-down of 12 W and TDP-up of 25 W.

Cache

Main article: Zen § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$384 KiB
393,216 B
0.375 MiB
L1I$256 KiB
262,144 B
0.25 MiB
4x64 KiB4-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associativewrite-back
L2$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
  4x512 KiB8-way set associativewrite-back
L3$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  1x4 MiB  

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2400
Max Mem? GiB
Controllers2
Channels2
Max Bandwidth35.76 GiB/s
36,618.24 MiB/s
38.397 GB/s
38,397.008 MB/s
0.0349 TiB/s
0.0384 TB/s
Bandwidth
Single 17.88 GiB/s
Double 35.76 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: ?
Configuration: x?


Graphics

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPURadeon Vega 3
DesignerAMD
Execution Units3
Unified Shaders192
Burst Frequency? MHz
"? MHz" is not a number.
OutputDP, HDMI
Standards
DirectX12
OpenGL4.6
OpenCL2.2

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
SSE4aStreaming SIMD Extensions 4a
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
SHASHA Extensions
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
SMTSimultaneous Multithreading
AMD-ViAMD-Vi (I/O MMU virtualization)
AMD-VAMD Virtualization
SenseMISenseMI Technology
mXFRMobile XFR
Boost 2Precision Boost 2

Die Shot

Further information: Zen § Die Shot


raven ridge die.png


raven ridge die (annotated).png
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/ryzen_3/2200u&oldid=72339"
Facts about "Ryzen 3 2200U - AMD"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Ryzen 3 2200U - AMD#pcie +
base frequency2,500 MHz (2.5 GHz, 2,500,000 kHz) +
clock multiplier25 +
core count2 +
core nameRaven Ridge +
designerAMD +
die area209.78 mm² (0.325 in², 2.098 cm², 209,780,000 µm²) +
familyRyzen 3 +
first announcedJanuary 8, 2017 +
first launchedJanuary 8, 2017 +
full page nameamd/ryzen 3/2200u +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has amd amd-v technologytrue +
has amd amd-vi technologytrue +
has amd mobile extended frequency rangetrue +
has amd precision boost 2true +
has amd sensemi technologytrue +
has ecc memory supportfalse +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, SenseMI Technology +, Mobile Extended Frequency Range + and Precision Boost 2 +
has locked clock multipliertrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuRadeon Vega 3 +
integrated gpu designerAMD +
integrated gpu execution units3 +
isax86-64 +
isa familyx86 +
l1$ size384 KiB (393,216 B, 0.375 MiB) +
l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description4-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
ldateJanuary 8, 2017 +
manufacturerGlobalFoundries +
market segmentMobile +
max cpu count1 +
max memory bandwidth35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels2 +
microarchitectureZen +
model number2200U +
nameRyzen 3 2200U +
process14 nm (0.014 μm, 1.4e-5 mm) +
series2000U +
smp max ways1 +
supported memory typeDDR4-2400 +
tdp15 W (15,000 mW, 0.0201 hp, 0.015 kW) +
tdp down12 W (12,000 mW, 0.0161 hp, 0.012 kW) +
tdp up25 W (25,000 mW, 0.0335 hp, 0.025 kW) +
technologyCMOS +
thread count4 +
transistor count4,950,000,000 +
turbo frequency (1 core)3,400 MHz (3.4 GHz, 3,400,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +