Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "qualcomm/msm6xxx/msm6600"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| Line 1: | Line 1: | ||
{{qualcomm title|MSM6600}} | {{qualcomm title|MSM6600}} | ||
| − | {{ | + | {{chip |
| name = Qualcomm MSM6600 | | name = Qualcomm MSM6600 | ||
| no image = | | no image = | ||
Latest revision as of 15:32, 13 December 2017
| Edit Values | |
| Qualcomm MSM6600 | |
 | |
| General Info | |
| Designer | Qualcomm, ARM Holdings |
| Manufacturer | TSMC, IBM |
| Model Number | MSM6600 |
| Market | Mobile, Embedded |
| Introduction | March 20, 2001 (announced) 2003 (launched) |
| General Specs | |
| Family | MSM6xxx |
| Series | MSM |
| Locked | Yes |
| Bus type | AMBA 2 |
| Microarchitecture | |
| Microarchitecture | ARM9 |
| Chipset | MSM6xxx |
| Core Name | ARM926EJ-S |
| Technology | CMOS |
| Cores | 1 |
| Threads | 1 |
| Max Memory | 4 GiB |
| Max Address Mem | 0xFFFFFFFF |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
MSM6600 is a 32-bit ARM system-on-chip with 3G wireless capabilities developed by Qualcomm and introduced in 2003 for the mobile market. This SoC was part of the MSM6xxx Enhanced Multimedia Platform offering support for the most advanced features such as security, position-location, camera & imaging, audio, video, streaming, and conferencing.
Cache[edit]
- Main article: ARM9 § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative |
| L1D$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative |
Wireless[edit]
 Wireless Communications | ||||||||||||||
| Cellular | ||||||||||||||
| 2G |
| |||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 3G |
| |||||||||||||
Utilizing devices[edit]
This list is incomplete; you can help by expanding it.
Facts about "MSM6600 - Qualcomm"
