Difference between revisions of "intel/core i5/i5-520m"

	Edit Values
	Intel Core i5-520M
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	i5-520M
Part Number	BX80617I5520M,; CP80617004119AE,; CN80617004119AE
S-Spec	SLBNB, SLBNA, SLBU3, SLBU4
Market	Mobile, Embedded
Introduction	January 7, 2010 (announced); January 7, 2010 (launched)
End-of-life	October 19, 2012 (last order); January 18, 2013 (last shipment)
Release Price	$225
Shop	Amazon
	General Specs
Family	Core i5
Series	i5-500
Locked	Yes
Frequency	2399.99 MHz
Turbo Frequency	Yes
Turbo Frequency	2,933.33 MHz (1 core),; 2,666.66 MHz (2 cores)
Bus type	DMI 1.0
Bus rate	1 × 2.5 GT/s
Clock multiplier	18
CPUID	0x20655
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Westmere
Platform	Calpella
Chipset	Ibex Peak
Core Name	Arrandale
Core Family	6
Core Model	37
Core Stepping	K0, C2
Process	32 nm
Transistors	382,000,000
Technology	CMOS
Die	81 mm²
Word Size	64 bit
Cores	2
Threads	4
Max Memory	8 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
TDP	35 W
Tjunction	0 °C – 105 °C
Tstorage	-25 °C – 125 °C
	Packaging
Dimension	36 mm x 35 mm x 2.12 mm
Pitch	1 mm
Pin Count	988
Socket	Socket-G1 (PGA)
Dimension	34 mm x 28 mm x 2.1 mm
Pitch	0.7 mm
Pin Count	1288

Revision as of 15:19, 13 December 2017

Core i5-520M is a 64-bit x86 dual-core mobile microprocessor introduced by Intel in 2010. This processor, which is based on the Westmere microarchitecture (Arrandale core), is manufactured on a 32 nm process. This MPU operates at a base frequency of 2.40 GHz with a Turbo Boost frequency of 2.93 GHz and a TDP of 35 W. This processor incorporated the HD Graphics (Ironlake) IGP on the same package operating at a base frequency of 500.00 MHz and a burst frequency of 766.00 MHz.

Cache

Main article: Westmere § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

128 KiB

131,072 B
0.125 MiB

L1I$	64 KiB 65,536 B 0.0625 MiB	2x32 KiB	4-way set associative	write-back
L1D$	64 KiB 65,536 B 0.0625 MiB	2x32 KiB	8-way set associative	write-back

L2$

512 KiB

0.5 MiB
524,288 B
4.882812e-4 GiB

		2x256 KiB	8-way set associative	write-back

L3$

3 MiB

3,072 KiB
3,145,728 B
0.00293 GiB

		2x1.5 MiB	12-way set associative	write-back

Memory controller

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR3-1066
Supports ECC	No
Max Mem	8 GiB
Controllers	1
Channels	2
Max Bandwidth	15.88 GiB/s 16,261.12 MiB/s 17.051 GB/s 17,051.02 MB/s 0.0155 TiB/s 0.0171 TB/s
Bandwidth	Single 7.942 GiB/s Double 15.88 GiB/s
Physical Address (PAE)	36 bit

Expansions

[Edit/Modify Expansions Info]

Expansion Options

PCIe

Revision	2.0
Max Lanes	16
Configs	1x16

Graphics

[Edit/Modify IGP Info]

Integrated Graphics Information

GPU

HD Graphics (Ironlake)

Designer

Intel

Device ID

0x0046

Execution Units

12

Max Displays

2

Frequency

500 MHz

0.5 GHz
500,000 KHz

Burst Frequency

766 MHz

0.766 GHz
766,000 KHz

Standards

DirectX	10.1
OpenGL	2.1

Additional Features

Intel Flexible Display Interface (FDI)

Intel Clear Video

Intel Clear Video HD

Features

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
SSE4.1	Streaming SIMD Extensions 4.1
SSE4.2	Streaming SIMD Extensions 4.2
AES	AES Encryption Instructions

x86-16	16-bit x86
x86-32	32-bit x86
x86-64	64-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
NX	No-eXecute
HT	Hyper-Threading
TBT 1.0	Turbo Boost Technology 1.0
EIST	Enhanced SpeedStep Technology
TXT	Trusted Execution Technology (SMX)
vPro	Intel vPro
VT-x	VT-x (Virtualization)
VT-d	VT-d (I/O MMU virtualization)
EPT	Extended Page Tables (SLAT)
Flex Memory	Flex Memory Access
FMA	Fast Memory Access (w\ GMCH)

@@ Line 1: / Line 1: @@
 {{intel title|Core i5-520M}}
-{{mpu
+{{chip
 | name                = Intel Core i5-520M
 | no image            = yes

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Core i5-520M - Intel#package + and Core i5-520M - Intel#io +
base frequency	2,399.99 MHz (2.4 GHz, 2,399,990 kHz) +
bus links	1 +
bus rate	2,500 MT/s (2.5 GT/s, 2,500,000 kT/s) +
bus type	DMI 1.0 +
chipset	Ibex Peak +
clock multiplier	18 +
core count	2 +
core family	6 +
core model	37 +
core name	Arrandale +
core stepping	K0 + and C2 +
cpuid	0x20655 +
designer	Intel +
device id	0x0046 +
die area	81 mm² (0.126 in², 0.81 cm², 81,000,000 µm²) +
family	Core i5 +
first announced	January 7, 2010 +
first launched	January 7, 2010 +
full page name	intel/core i5/i5-520m +
has ecc memory support	false +
has extended page tables support	true +
has feature	Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Flex Memory Access +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technology	true +
has intel flex memory access support	true +
has intel trusted execution technology	true +
has intel turbo boost technology 1 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
integrated gpu	HD Graphics (Ironlake) +
integrated gpu base frequency	500 MHz (0.5 GHz, 500,000 KHz) +
integrated gpu designer	Intel +
integrated gpu execution units	12 +
integrated gpu max frequency	766 MHz (0.766 GHz, 766,000 KHz) +
isa	x86-64 +
isa family	x86 +
l1$ size	128 KiB (131,072 B, 0.125 MiB) +
l1d$ description	8-way set associative +
l1d$ size	64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description	4-way set associative +
l1i$ size	64 KiB (65,536 B, 0.0625 MiB) +
l2$ description	8-way set associative +
l2$ size	0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description	12-way set associative +
l3$ size	3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
last order	October 19, 2012 +
last shipment	January 18, 2013 +
ldate	January 7, 2010 +
manufacturer	Intel +
market segment	Mobile + and Embedded +
max cpu count	1 +
max junction temperature	378.15 K (105 °C, 221 °F, 680.67 °R) +
max memory	8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
max memory bandwidth	15.88 GiB/s (16,261.12 MiB/s, 17.051 GB/s, 17,051.02 MB/s, 0.0155 TiB/s, 0.0171 TB/s) +
max memory channels	2 +
max pcie lanes	16 +
max storage temperature	398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitecture	Westmere +
min junction temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number	i5-520M +
name	Intel Core i5-520M +
package	rPGA-988A + and BGA-1288 +
part number	BX80617I5520M +, CN80617004119AE + and CP80617004119AE +
platform	Calpella +
process	32 nm (0.032 μm, 3.2e-5 mm) +
release price	$ 225.00 (€ 202.50, £ 182.25, ¥ 23,249.25) +
s-spec	SLBNB +, SLBNA +, SLBU3 + and SLBU4 +
series	i5-500 +
smp max ways	1 +
supported memory type	DDR3-1280 +
tdp	35 W (35,000 mW, 0.0469 hp, 0.035 kW) +
technology	CMOS +
thread count	4 +
transistor count	382,000,000 +
turbo frequency (1 core)	2,933.33 MHz (2.933 GHz, 2,933,330 kHz) +
turbo frequency (2 cores)	2,666.66 MHz (2.667 GHz, 2,666,660 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Revision as of 15:19, 13 December 2017

Contents

Cache

Memory controller

Expansions

Graphics

Features