From WikiChip
Difference between revisions of "cavium/octeon/cn3630-400bg1521-nsp"
m (Bot: corrected param) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
Line 1: | Line 1: | ||
{{cavium title|CN3630-400 NSP}} | {{cavium title|CN3630-400 NSP}} | ||
− | {{ | + | {{chip |
| name = Cavium CN3630-400 NSP | | name = Cavium CN3630-400 NSP | ||
| no image = | | no image = |
Latest revision as of 16:11, 13 December 2017
Edit Values | |||||||
Cavium CN3630-400 NSP | |||||||
![]() | |||||||
General Info | |||||||
Designer | Cavium | ||||||
Manufacturer | TSMC | ||||||
Model Number | CN3630-400 NSP | ||||||
Part Number | CN3630-400BG1521-NSP | ||||||
Market | Networking | ||||||
Introduction | August, 2005 (announced) August, 2005 (launched) | ||||||
General Specs | |||||||
Family | OCTEON | ||||||
Series | CN3600 | ||||||
Frequency | 400 MHz | ||||||
Microarchitecture | |||||||
ISA | MIPS64 (MIPS) | ||||||
Microarchitecture | cnMIPS | ||||||
Core Name | cnMIPS | ||||||
Process | 130 nm | ||||||
Technology | CMOS | ||||||
Word Size | 64 bit | ||||||
Cores | 4 | ||||||
Threads | 4 | ||||||
Max Memory | 16 GiB | ||||||
Multiprocessing | |||||||
Max SMP | 1-Way (Uniprocessor) | ||||||
Electrical | |||||||
Power dissipation | 14 W | ||||||
Packaging | |||||||
|
The CN3630-400 NSP is a 64-bit quad-core MIPS network service microprocessor (NSP) designed by Cavium and introduced in 2005. This processor, which incorporates four cnMIPS cores, operates at 400 MHz and dissipates 14 Watts. This processor includes a number of hardware networking accelerators including units for high-performance packet I/O processing, QoS, TCP, encryption, and RegEx. This MPU supports up to 16 GiB of DDR2-800 ECC memory.
Contents
[hide]Cache[edit]
- Main article: cnMIPS § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||||||||||
|
Networking[edit]
![]() |
Networking
|
|||||||
|
Hardware Accelerators[edit]
[Edit/Modify Accelerators Info]
![]() |
Hardware Accelerators
|
|||||||||||||||||||||||
|
Block diagram[edit]
Datasheet[edit]
Facts about "CN3630-400 NSP - Cavium"