From WikiChip
Difference between revisions of "intel/xeon e5/e5-2603 v4"
m (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}}) |
m (Bot: Replacing old {{mpu expansions}} template with {{expansions}}) |
||
Line 120: | Line 120: | ||
== Expansions == | == Expansions == | ||
− | {{ | + | {{expansions |
| pcie revision = 3.0 | | pcie revision = 3.0 | ||
| pcie lanes = 40 | | pcie lanes = 40 |
Revision as of 15:55, 13 December 2017
Template:mpu The Xeon E5-2603 v4 is a 64-bit hexa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for basic 2S environments (1U square form factor). Operating at 1.7 GHz with no turbo boost support, this MPU has a TDP of 85 W and is manufactured on a 14 nm process (based on Broadwell). This specific model has no hyper-threading support.
Cache
- Main article: Broadwell § Cache
Cache Info [Edit Values] | ||
L1I$ | 192 KiB 196,608 B 0.188 MiB |
6x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 192 KiB 196,608 B 0.188 MiB |
6x32 KiB 8-way set associative (per core, write-back) |
L2$ | 1.5 MiB 1,536 KiB 1,572,864 B 0.00146 GiB |
6x256 KiB 8-way set associative (per core, write-back) |
L3$ | 15 MiB 15,360 KiB 15,728,640 B 0.0146 GiB |
6x2.5 MiB 20-way set associative (shared, per core, write-back) |
Graphics
This microprocessor has no integrated graphics processing unit.
Memory controller
Integrated Memory Controller | |
Type | DDR4-1866 |
Controllers | 1 |
Channels | 4 |
ECC Support | Yes |
Max bandwidth | 55.63 GiB/s |
Bandwidth (single) | 13.91 GiB/s |
Bandwidth (dual) | 27.82 GiB/s |
Max memory | 1,536 GiB |
Physical Address Extensions | 46 bit |
Expansions
![]() |
Expansion Options
|
|||||||
|
Features
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||
|
Facts about "Xeon E5-2603 v4 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E5-2603 v4 - Intel#io + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Extended Page Tables + and Transactional Synchronization Extensions + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has intel vpro technology | true + |
has second level address translation support | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1d$ description | 8-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) + |
l3$ description | 20-way set associative + |
l3$ size | 15 MiB (15,360 KiB, 15,728,640 B, 0.0146 GiB) + |
max pcie lanes | 40 + |