Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i7/i7-2667m"
(→Expansions) |
(→Graphics) |
||
| Line 95: | Line 95: | ||
== Graphics == | == Graphics == | ||
| + | {{integrated graphics | ||
| + | | gpu = HD Graphics 3000 | ||
| + | | device id = 0x116 | ||
| + | | designer = Intel | ||
| + | | execution units = 12 | ||
| + | | max displays = 2 | ||
| + | | frequency = 350 MHz | ||
| + | | max frequency = 1,200 MHz | ||
| + | |||
| + | | output crt = Yes | ||
| + | | output sdvo = Yes | ||
| + | | output dsi = | ||
| + | | output edp = Yes | ||
| + | | output dp = Yes | ||
| + | | output hdmi = Yes | ||
| + | | output vga = | ||
| + | | output dvi = | ||
| + | |||
| + | | directx ver = 10.1 | ||
| + | | opengl ver = 3.1 | ||
| + | | opencl ver = | ||
| + | | hdmi ver = 1.4 | ||
| + | | dp ver = 1.1 | ||
| + | | edp ver = 1.1 | ||
| + | |||
| + | | features = Yes | ||
| + | | intel fdi = Yes | ||
| + | | intel quick sync = Yes | ||
| + | | intel intru 3d = Yes | ||
| + | | intel clear video hd = Yes | ||
| + | }} | ||
| + | {{sandy bridge hardware accelerated video table|col=1}} | ||
== Features == | == Features == | ||
{{x86 features}} | {{x86 features}} | ||
Revision as of 00:13, 3 September 2017
Cache
- Main article: Sandy Bridge § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions
 |
Expansion Options |
||||
|
|||||
Graphics
 |
Integrated Graphics Information
|
|||||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||||
| [Edit] Sandy Bridge (Gen6) Hardware Accelerated Video Capabilities | |||||||
|---|---|---|---|---|---|---|---|
| Codec | Encode | Decode | |||||
| Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
| MPEG-2 (H.262) | ✘ | Main | Main, High | Up to 80 Mbps | |||
| MPEG-4 AVC (H.264) | Main | 4.1 | Up to 40 Mbps | Main, High | 4.1 | Up to 40 Mbps | |
| VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | Up to 40 Mbps | |||
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|
|
|
||
Facts about "Core i7-2667M - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-2667M - Intel#pcie + |
| has ecc memory support | false + |
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
| max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + |
| max memory channels | 2 + |
| supported memory type | DDR3-1333 + and DDR3-1066 + |