Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/atom/c3558"
| Line 59: | Line 59: | ||
|l2 policy=write-back | |l2 policy=write-back | ||
}} | }} | ||
| + | |||
| + | == Memory controller == | ||
| + | {{memory controller}} | ||
Revision as of 22:23, 15 August 2017
Template:mpu Atom C3558 is a 64-bit quad-core ultra-low power x86 microserver system on a chip introduced by Intel in 2017. The C3558, which is manufactured on a 14 nm process, is based on the Goldmont microarchitecture. This chip operates at 2.2 GHz with a TDP of 16 W. The C3558 supports up to a dual-channel of 256 GiB of DDR4-1866 ECC memory.
Cache
- Main article: Goldmont § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|
|
|
||
Facts about "Atom C3558 - Intel"
| has ecc memory support | true + |
| l1$ size | 224 KiB (229,376 B, 0.219 MiB) + |
| l1d$ description | 6-way set associative + |
| l1d$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
| max memory bandwidth | 27.82 GiB/s (28,487.68 MiB/s, 29.871 GB/s, 29,871.498 MB/s, 0.0272 TiB/s, 0.0299 TB/s) + |
| max memory channels | 2 + |
| supported memory type | DDR3L-1600 + and DDR4-1866 + |