From WikiChip
Difference between revisions of "amd/microarchitectures/vega"
< amd‎ | microarchitectures

Line 16: Line 16:
 
| successor link  = amd/microarchitectures/navi
 
| successor link  = amd/microarchitectures/navi
 
}}
 
}}
'''Vega''' (also known as '''Graphics core next 5th generation''') is a planned [[microarchitecture]] being developed by [[AMD]] as a successor to {{\\|Arctic Islands}}.  
+
'''Vega''' (also known as '''Graphics core next 5th generation''') is a [[microarchitecture]] developed by [[AMD]] as a successor to {{\\|Arctic Islands}}.  
  
 
== Process Technology ==
 
== Process Technology ==
 
{{see also|14 nm process}}
 
{{see also|14 nm process}}
Vega is planned to be manufactured on [[Global Foundries]] [[14 nm process]].  
+
Vega is manufactured on [[Global Foundries]] [[14 nm process]].  
  
 
== Architecture ==
 
== Architecture ==
Line 62: Line 62:
 
| clock speed || 500 MHz || 945 MHz
 
| clock speed || 500 MHz || 945 MHz
 
|-
 
|-
| bandwidth || 256 GB/s || 475 GB/s
+
| bandwidth || 128 GB/s || 238 GB/s
 
|}
 
|}
  

Revision as of 15:41, 7 August 2017

Edit Values
Vega µarch
General Info
Arch TypeGPU
DesignerAMD
ManufacturerGlobalFoundries
Introduction2017
Process14 nm
Succession

Vega (also known as Graphics core next 5th generation) is a microarchitecture developed by AMD as a successor to Arctic Islands.

Process Technology

See also: 14 nm process

Vega is manufactured on Global Foundries 14 nm process.

Architecture

amd gpu roadmap.png
Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.

Key changes from Arctic Islands

  • New programmable geometry pipeline
    • Up to 2x throughput
    • Primitive shaders
    • Improved workload balancing
  • Tile based rendering
  • New low precision instructions
    • Half precision floating point with 2x performance
    • 8 bit integer with 4x performance
  • 15% higher clock speeds
  • HBM 2
    • 2x bandwidth
    • 4x memory capacity
  • New memory controller
  • Render back-end is now a client of the L2 cache
  • The instruction buffer has been enlarged


HBM 2

Vega makes use of 2 stacks of HBM 2 (High bandwidth memory).

single stack HBM 1 HBM 2
dies 4 + 1
4 dram die, 1 control die
2-8 + 1
2,4 or 8 dram die, 1 control die
Gb/die 2Gb 8Gb
total Gb 8Gb 16-64Gb
bus width 1024 1024
clock speed 500 MHz 945 MHz
bandwidth 128 GB/s 238 GB/s

References

  • AMD 2017 Financial Analyst Day, May 16, 2017

See Also

codenameVega +
designerAMD +
first launched2017 +
full page nameamd/microarchitectures/vega +
instance ofmicroarchitecture +
manufacturerGlobalFoundries +
microarchitecture typeGPU +
nameVega +
process14 nm (0.014 μm, 1.4e-5 mm) +