From WikiChip
Difference between revisions of "renesas/r-car/l1"
< renesas‎ | r-car

(Created page with "{{renesas title|R-Car L1}} {{mpu}} '''R-Car L1''' is a performance embedded SoC for the automotive industry designed by Renesas. The L1 features a single {{armh|Cortex-A9|...")
 
Line 1: Line 1:
 
{{renesas title|R-Car L1}}
 
{{renesas title|R-Car L1}}
−
{{mpu}}
+
{{mpu
 +
|name=R-Car L1
 +
|no image=Yes
 +
|designer=Renesas
 +
|designer 2=ARM Holdings
 +
|manufacturer=TSMC
 +
|model number=L1
 +
|market=Embedded
 +
|family=R-Car
 +
|series=1st Gen
 +
|frequency=400 MHz
 +
|isa=ARMv7
 +
|isa family=ARM
 +
|microarch=Cortex-A9
 +
|core name=Cortex-A9
 +
|process=40 nm
 +
|technology=CMOS
 +
|word size=32 bit
 +
|core count=1
 +
|thread count=1
 +
|max cpus=1
 +
|max memory=1 GiB
 +
|v core=1.2 V
 +
|v io=3.3 V
 +
|package module 1={{packages/renesas/fcbga-429}}
 +
}}
 
'''R-Car L1''' is a performance embedded SoC for the automotive industry designed by [[Renesas]]. The L1 features a single {{armh|Cortex-A9|l=arch}} core operating at 400 MHz. This chip incorporates [[Imagination]]'s {{imgtec|PowerVR SGX531}} [[GPU]]. This SoC supports up to 1 GiB of DDR3-1066 memory.
 
'''R-Car L1''' is a performance embedded SoC for the automotive industry designed by [[Renesas]]. The L1 features a single {{armh|Cortex-A9|l=arch}} core operating at 400 MHz. This chip incorporates [[Imagination]]'s {{imgtec|PowerVR SGX531}} [[GPU]]. This SoC supports up to 1 GiB of DDR3-1066 memory.

Revision as of 12:49, 21 July 2017

Template:mpu R-Car L1 is a performance embedded SoC for the automotive industry designed by Renesas. The L1 features a single Cortex-A9 core operating at 400 MHz. This chip incorporates Imagination's PowerVR SGX531 GPU. This SoC supports up to 1 GiB of DDR3-1066 memory.

Retrieved from "https://en.wikichip.org/w/index.php?title=renesas/r-car/l1&oldid=55697"