-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "z-architecture"
m (David moved page ibm/z-architecture to z-architecture) |
|
(No difference)
|
Revision as of 16:23, 19 July 2017
z/Architecture is a 64-bit big-endian instruction set architecture introduced by IBM in October 2000 as an extension and successor to the IBM ESA/390.
Overview
The z/Architecture was introduced in 2000 with the introduction of the zSeries 900. The ISA was designed as an extension to the ESA/390 and features 64-bit registers, 64-bit operations, and a 64-bit virtual and real address space. Development for z/Architecture in 1996 when IBM determined the ESA/390 had to be extended to 64-bit to overcome its limitations. The new architecture increased the 31-bit address to 64 bit, enough to address 16 exbibytes.
![]() |
This section requires expansion; you can help adding the missing info. |
![]() |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |
Retrieved from "https://en.wikichip.org/w/index.php?title=z-architecture&oldid=55414"
Hidden category: