Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:x86 features"
(Adding the various AVX-512 flags) |
(typo) |
||
| Line 35: | Line 35: | ||
-->{{#if: {{istrue|{{{avx5124fmaps|}}}}} | <tr><th style="width: 100px;">AVX5124FMAPS</th><td>AVX-512 Fused Multiply Accumulation Packed Single precision</td></tr> }}<!-- | -->{{#if: {{istrue|{{{avx5124fmaps|}}}}} | <tr><th style="width: 100px;">AVX5124FMAPS</th><td>AVX-512 Fused Multiply Accumulation Packed Single precision</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{avx5124vnniw|}}}}} | <tr><th style="width: 100px;">AVX5124VNNIW</th><td>AVX-512 Vector Neural Network Instructions Word Variable Precision</td></tr> }}<!-- | -->{{#if: {{istrue|{{{avx5124vnniw|}}}}} | <tr><th style="width: 100px;">AVX5124VNNIW</th><td>AVX-512 Vector Neural Network Instructions Word Variable Precision</td></tr> }}<!-- | ||
| − | -->{{#if: {{istrue|{{{avx512vpopcntdq|}}}}} | <tr><th style="width: 100px;"> | + | -->{{#if: {{istrue|{{{avx512vpopcntdq|}}}}} | <tr><th style="width: 100px;">AVX512VPOPCNTDQ</th><td>AVX-512 Vector Population Count Doubleword and Quadword </td></tr> }}<!-- |
-->{{#if: {{istrue|{{{abm|}}}}} | <tr><th style="width: 100px;">ABM</th><td>Advanced Bit Manipulation</td></tr> }}<!-- | -->{{#if: {{istrue|{{{abm|}}}}} | <tr><th style="width: 100px;">ABM</th><td>Advanced Bit Manipulation</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{tbm|}}}}} | <tr><th style="width: 100px;">TBM</th><td>Trailing Bit Manipulation</td></tr> }}<!-- | -->{{#if: {{istrue|{{{tbm|}}}}} | <tr><th style="width: 100px;">TBM</th><td>Trailing Bit Manipulation</td></tr> }}<!-- | ||
Revision as of 00:12, 11 July 2017
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|
|
|
||