From WikiChip
Difference between revisions of "intel/celeron/3855u"
< intel‎ | celeron

m (Bot: Automated text replacement (-\| electrical += Yes +))
Line 1: Line 1:
 
{{intel title|3855U}}
 
{{intel title|3855U}}
 
{{mpu
 
{{mpu
−
| name               = Celeron 3855U
+
|name=Celeron 3855U
−
| no image           = Yes
+
|no image=Yes
−
| image             =
+
|image=skylake (bga1356).png
−
| image size        =
+
|designer=Intel
−
| caption            =  
+
|manufacturer=Intel
−
| designer           = Intel
+
|model number=3855U
−
| manufacturer       = Intel
+
|s-spec=SR2EV
−
| model number       = 3855U
+
|market=Mobile
−
| part number        =  
+
|first announced=August 15, 2015
−
| market             = Mobile
+
|first launched=December 27, 2015
−
| first announced   = August 15, 2015
+
|family=Celeron
−
| first launched     = December 27, 2015
+
|series=3000
−
| last order        =
+
|locked=Yes
−
| last shipment      =
+
|frequency=1,600 MHz
−
 
+
|bus type=OPI
−
| family             = Celeron
+
|bus rate=4 GT/s
−
| series             = 3000
+
|clock multiplier=16
−
| locked             = Yes
+
|isa=x86-64
−
| frequency         = 1600 MHz
+
|isa family=x86
−
| turbo frequency    =  
+
|microarch=Skylake
−
| turbo frequency1  =  
+
|core name=Skylake U
−
| turbo frequency2  =  
+
|core family=6
−
| turbo frequency3  =  
+
|core model=78
−
| turbo frequency4  =  
+
|core stepping=D1
−
| bus type          =  
+
|process=14 nm
−
| bus speed          =  
+
|transistors=1,750,000,000
−
| clock multiplier  = 16
+
|technology=CMOS
−
| s-spec            =
+
|die area=98.57 mm²
−
 
+
|die length=10.3 mm
−
| isa family          = x86
+
|die width=9.57 mm
−
| isa                = x86-64
+
|mcp=Yes
−
| microarch          = Skylake
+
|die count=2
−
| platform          =  
+
|word size=64 bit
−
| core name          = Skylake U
+
|core count=2
−
| core stepping      =  
+
|thread count=2
−
| process            = 14 nm
+
|max cpus=1
−
| die size          =  
+
|max memory=32 GiB
−
| word size         = 64 bit
+
|tdp=15 W
−
| core count         = 2
+
|ctdp down=10 W
−
| thread count       = 2
+
|temp max=100 °C
−
| max cpus           = 1
+
|tjunc min=0 °C
−
| max memory         = 32 GiB
+
|tjunc max=100 °C
−
 
+
|tstorage min=-25 °C
−
 
+
|tstorage max=125 °C
−
| tdp               = 15 W
 
−
| ctdp down         = 10 W
 
−
| ctdp up            =  
 
−
| temp max           = 100 °C
 
−
| temp min           =  
 
−
 
 
 
|package module 1={{packages/intel/fcbga-1356}}
 
|package module 1={{packages/intel/fcbga-1356}}
 
}}
 
}}

Revision as of 16:37, 3 July 2017

Template:mpu The Intel Celeron 3855U is a dual-core 64-bit mobile microprocessor released by Intel in the third quarter of 2015. The 3855U is designed to replace the Broadwell-based celeron. Manufactured using 14nm process, the Skylake-based 3855U Celeron processor can be configured to run at down to 10 Watt TDP. This processor, just like its predecessor lack support for any of Intel's advanced technologies such as hyper-threading, trusted execution, transactional synchronization extensions (TSX), and turbo-boost.

Cache

Main article: Skylake § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB
L1D$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB
L2$ 512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
2x256 KiB 4-way set associative
L3$ 2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
shared

Graphics

Integrated Graphic Information
GPU Intel HD Graphics 510
Displays 3
Frequency 300 MHz
0.3 GHz
300,000 KHz
Max frequency 900 MHz
0.9 GHz
900,000 KHz
Max memory 1700 MiB
1,740,800 KiB
1,782,579,200 B
1.66 GiB
Output DisplayPort, Embedded DisplayPort, HDMI, DVI
DirectX 12
OpenGL 4.4
Max HDMI Res 4096x2304 @24 Hz
Max DP Res 4096x2304 @60 Hz
Max eDP Res 4096x2304 @60 Hz

Memory controller

Integrated Memory Controller
Type DDR4-1866, DDR4-2133, LPDDR3-1600, LPDDR3-1866
Controllers 1
Channels 2
Max bandwidth 34,100 MB/s
Max memory 32,768 MB

Expansions

Template:mpu expansions

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/3855u&oldid=50082"
Facts about "Celeron 3855U - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Celeron 3855U - Intel#package + and Celeron 3855U - Intel#io +
base frequency1,600 MHz (1.6 GHz, 1,600,000 kHz) +
bus rate4,000 MT/s (4 GT/s, 4,000,000 kT/s) +
bus typeOPI +
clock multiplier16 +
core count2 +
core family6 +
core model78 +
core nameSkylake U +
core steppingD1 +
core voltage (max)1.52 V (15.2 dV, 152 cV, 1,520 mV) +
core voltage (min)0.55 V (5.5 dV, 55 cV, 550 mV) +
designerIntel +
device id0x1906 +
die area98.57 mm² (0.153 in², 0.986 cm², 98,570,000 µm²) +
die count2 +
die length10.3 mm (1.03 cm, 0.406 in, 10,300 µm) +
die width9.57 mm (0.957 cm, 0.377 in, 9,570 µm) +
familyCeleron +
first announcedAugust 15, 2015 +
first launchedDecember 27, 2015 +
full page nameintel/celeron/3855u +
has ecc memory supportfalse +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Flex Memory Access +, Smart Response Technology +, My WiFi Technology +, Identity Protection Technology +, Extended Page Tables + and Software Guard Extensions +
has intel enhanced speedstep technologytrue +
has intel flex memory access supporttrue +
has intel identity protection technology supporttrue +
has intel my wifi technology supporttrue +
has intel secure key technologytrue +
has intel smart response technology supporttrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuHD Graphics 510 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units12 +
integrated gpu max frequency900 MHz (0.9 GHz, 900,000 KHz) +
integrated gpu max memory32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB) +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldateDecember 27, 2015 +
main imageFile:skylake u (front; standard).png +
manufacturerIntel +
market segmentMobile +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB, 0.0313 TiB) +
max memory bandwidth31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels2 +
max pcie lanes10 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureSkylake +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number3855U +
nameCeleron 3855U +
packageFCBGA-1356 +
part numberFJ8066201931008 +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 107.00 (€ 96.30, £ 86.67, ¥ 11,056.31) +
s-specSR2EV +
series3000 +
smp max ways1 +
supported memory typeDDR4-2133 +, LPDDR3-1866 + and DDR3L-1600 +
tdp15 W (15,000 mW, 0.0201 hp, 0.015 kW) +
tdp down10 W (10,000 mW, 0.0134 hp, 0.01 kW) +
technologyCMOS +
thread count2 +
transistor count1,750,000,000 +
word size64 bit (8 octets, 16 nibbles) +
x86/has software guard extensionstrue +