From WikiChip
Difference between revisions of "cavium/octeon plus/cn5840-1000bg1521-exp"
m (Bot: change package to new layout) |
m (Bot: corrected param) |
||
Line 10: | Line 10: | ||
| model number = CN5840-1000 EXP | | model number = CN5840-1000 EXP | ||
| part number = CN5840-1000BG1521-EXP | | part number = CN5840-1000BG1521-EXP | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Network | | market = Network | ||
| first announced = October 9, 2006 | | first announced = October 9, 2006 |
Revision as of 17:10, 30 June 2017
Template:mpu CN5840-1000 EXP is a 64-bit octa-core MIPS network microprocessor designed by Cavium and introduced in 2007. This processor, which incorporates eight cnMIPS cores, operates at 1 GHz and supports up to DDR2-800 ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of various software such as RegEx, compression/decompression, and TCP acceleration.
Contents
Cache
- Main article: cnMIPS § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options
|
||||||||||||||||
|
Networking
Networking
|
||||||||
|
Hardware Accelerators
[Edit/Modify Accelerators Info]
Hardware Accelerators
|
||||||||||||||||||
|
Block diagram
Datasheet
Facts about "CN5840-1000 EXP - Cavium"