From WikiChip
					
    Difference between revisions of "cavium/octeon plus/cn5734-1000bg1217-sp"    
                	
														m (Bot: change package to new layout)  | 
				m (Bot: corrected param)  | 
				||
| Line 10: | Line 10: | ||
| model number        = CN5734-1000 SP  | | model number        = CN5734-1000 SP  | ||
| part number         = CN5734-1000BG1217-SP  | | part number         = CN5734-1000BG1217-SP  | ||
| − | |||
| part number 2       =    | | part number 2       =    | ||
| part number 3       =    | | part number 3       =    | ||
| + | | part number 4       =   | ||
| market              = Storage  | | market              = Storage  | ||
| first announced     = Jun 26, 2007  | | first announced     = Jun 26, 2007  | ||
Revision as of 17:03, 30 June 2017
Template:mpu CN5734-1000 SP is a 64-bit hexa-core MIPS storage processor (SP) designed by Cavium and introduced in 2007. This processor, which incorporates six cnMIPS cores, operates at 1 GHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as RAID, networking, TCP & QoS acceleration.
Contents
Cache
- Main article: cnMIPS § Cache
 
| 
 Cache Organization  
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.  | 
|||||||||||||||||||||||||
  | 
|||||||||||||||||||||||||
Memory controller
| 
 Integrated Memory Controller 
 | 
||||||||||||||
  | 
||||||||||||||
Expansions
| 
 Expansion Options 
 | 
||||||||||||
 
 
  | 
||||||||||||
Networking
Interface options:
- 8-lanes PCIe + 8-lanes PCIe
 - 8-lanes PCIe + 4 lanes PCIe + 4x [SGMII OR XAUI]
 - 2x [4-lanes PCIe] + 2x [4x SGMII OR XAUI]
 
| 
 Networking 
 | 
||||||
  | 
||||||
Hardware Accelerators
[Edit/Modify Accelerators Info]
| 
 Hardware Accelerators 
 | 
||||||||||||||||||
 
 
  | 
||||||||||||||||||
Block diagram
Datasheet
Facts about "CN5734-1000 SP  - Cavium"