Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:x86 features"
| Line 64: | Line 64: | ||
-->{{#if: {{istrue|{{{amdsev|}}}}} | <tr><th style="width: 100px;">SEV</th><td>Secure Encrypted Virtualization</td></tr>[[has amd secure encrypted virtualization technology::true| ]] }}<!-- | -->{{#if: {{istrue|{{{amdsev|}}}}} | <tr><th style="width: 100px;">SEV</th><td>Secure Encrypted Virtualization</td></tr>[[has amd secure encrypted virtualization technology::true| ]] }}<!-- | ||
-->{{#if: {{istrue|{{{amdsme|}}}}} | <tr><th style="width: 100px;">SME</th><td>Secure Memory Encryption</td></tr>[[has amd secure memory encryption technology::true| ]] }}<!-- | -->{{#if: {{istrue|{{{amdsme|}}}}} | <tr><th style="width: 100px;">SME</th><td>Secure Memory Encryption</td></tr>[[has amd secure memory encryption technology::true| ]] }}<!-- | ||
| + | -->{{#if: {{istrue|{{{amdtsme|}}}}} | <tr><th style="width: 100px;">TSME</th><td>Transparent SME</td></tr>[[has amd transparent secure memory encryption technology::true| ]] }}<!-- | ||
-->{{#if: {{istrue|{{{ept|}}}}} | <tr><th style="width: 100px;">EPT</th><td>Extended Page Tables ([[Second Level Address Translation|SLAT]])</td></tr> }}<!-- | -->{{#if: {{istrue|{{{ept|}}}}} | <tr><th style="width: 100px;">EPT</th><td>Extended Page Tables ([[Second Level Address Translation|SLAT]])</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{rvi|}}}}} | <tr><th style="width: 100px;">RVI</th><td>Rapid Virtualization Indexing ([[Second Level Address Translation|SLAT]])</td></tr> }}<!-- | -->{{#if: {{istrue|{{{rvi|}}}}} | <tr><th style="width: 100px;">RVI</th><td>Rapid Virtualization Indexing ([[Second Level Address Translation|SLAT]])</td></tr> }}<!-- | ||
Revision as of 14:26, 29 June 2017
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|
|
|
||