Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "loongson/godson 2/2a"
(Created page with "{{loongson title|Godson-2A}} {{mpu | name = Godson-2A | image = | image size = | no image = Yes | caption = | d...") |
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
||
| Line 51: | Line 51: | ||
| max memory = | | max memory = | ||
| − | + | ||
| power = 3 W | | power = 3 W | ||
| v core = | | v core = | ||
Revision as of 22:03, 23 June 2017
Template:mpu Godson-2A (龙芯2A) is a 64-bit MIPS performance processor developed by ICT and later Loongson for desktop computers. The Godson-2A operated at up to 250 MHz consuming up to 3 W. This chip was manufactured on SMICS' 0.18 µm process.
This chip reached tapeout on July 13, 2003. This chip consequently failed validation and was scrapped. It was eventually replaced by the 2B model.
Cache
- Main article: GS464 § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||
|
|||||||||||||