-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "amd/am486/am486se-25"
m (Bot: corrected mem) |
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
||
Line 49: | Line 49: | ||
| max memory addr = | | max memory addr = | ||
− | + | ||
| power = | | power = | ||
| v core = 3.3 V | | v core = 3.3 V |
Revision as of 20:44, 23 June 2017
Template:mpu Am486SE-25 was an 80486-compatible microprocessor introduced by AMD. This processor operated at 25 MHz and as with the rest of the SX-line, did not have a functional FPU on-die. This model is identical to the Am486SX except for the fact that it was geared toward the embedded market from a company-support standpoint.
Cache
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative (unified, write-through policy) |
Graphics
This chip had no integrated graphics processing unit.
See also
Facts about "Am486SE-25 - AMD"
l1$ description | 4-way set associative + |
l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |