-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "ambric/am2000/am2016"
m (Bot: corrected mem) |
m (Bot: corrected mem) |
||
Line 40: | Line 40: | ||
| thread count = | | thread count = | ||
| max cpus = | | max cpus = | ||
− | | max memory = 4 | + | | max memory = 4 GiB |
| electrical = | | electrical = |
Revision as of 18:37, 23 June 2017
Template:mpu Am2016 was an MPPA introduced in late 2007 by Ambric. This model was made of roughly 16 Brics arranged as a grid, making up a total of 120 32-bit RICS-like cores operating asynchronously at 1-350 MHz.
Architecture
- Main article: Am2000 § Architecture
The Am2016 is made of 16 homogeneous 'Brics' laid out in a grid to form 120 cores.
General layout:
- 16x Brics
Memory controller
Integrated Memory Controller | |
Type | DDR2-400 |
Controllers | 2 |
Channels | 1 |
Max memory | 4 GiB |
Expansions
- PCIe
- JTAG
- 128x GPIO @ 100 MHz
- serial flash