From WikiChip
Difference between revisions of "pezy/pezy-scx/pezy-sc4"
Line 1: | Line 1: | ||
{{pezy title|PEZY-SC4}} | {{pezy title|PEZY-SC4}} | ||
+ | {{mpu | ||
+ | |future=Yes | ||
+ | |name=PEZY-SC4 | ||
+ | |no image=Yes | ||
+ | |designer=PEZY | ||
+ | |manufacturer=TSMC | ||
+ | |model number=PEZY-SC2 | ||
+ | |market=Supercomputer | ||
+ | |first announced=2016 | ||
+ | |first launched=2020 | ||
+ | |frequency=1,600 MHz | ||
+ | |process=5 nm | ||
+ | |technology=CMOS | ||
+ | |die area=740 mm² | ||
+ | |core count=16,192 | ||
+ | |power=640 W | ||
+ | |v core=0.55 V | ||
+ | }} | ||
'''PEZY-SC4''' ('''PEZY Super Computer 4''') is fifth generation [[many-core microprocessor]] planned by [[PEZY]]. The SC4 is planned to have 16,192 cores, twice as many cores as its predecessor. | '''PEZY-SC4''' ('''PEZY Super Computer 4''') is fifth generation [[many-core microprocessor]] planned by [[PEZY]]. The SC4 is planned to have 16,192 cores, twice as many cores as its predecessor. | ||
Revision as of 05:05, 23 June 2017
Template:mpu PEZY-SC4 (PEZY Super Computer 4) is fifth generation many-core microprocessor planned by PEZY. The SC4 is planned to have 16,192 cores, twice as many cores as its predecessor.
Memory controller
Integrated Memory Controller
|
||||||||||||
|
Integrated Memory Controller
|
||||||||||
|
Facts about "PEZY-SC4 - PEZY"
has ecc memory support | true + and false + |
max memory bandwidth | 119.2 GiB/s (122,060.8 MiB/s, 127.99 GB/s, 127,990.025 MB/s, 0.116 TiB/s, 0.128 TB/s) + and 22,886.4 GiB/s (23,435,673.6 MiB/s, 24,574.085 GB/s, 24,574,084.881 MB/s, 22.35 TiB/s, 24.574 TB/s) + |
max memory channels | 4 + and 8 + |
supported memory type | DDR5-4000 + |