From WikiChip
Difference between revisions of "compaq/microarchitectures/alpha 21364"
Line 27: | Line 27: | ||
|successor link=compaq/microarchitectures/alpha_21464 | |successor link=compaq/microarchitectures/alpha_21464 | ||
}} | }} | ||
+ | '''Alpha 21364''' was an [[Alpha]] microarchitecture designed by [[Compaq]] after acquiring it from [[DEC]] and introduced in 1998 as a successor to the {{\\|Alpha 21264}} architecture. |
Revision as of 19:17, 11 June 2017
Edit Values | |
Alpha 21364 µarch | |
General Info | |
Arch Type | CPU |
Designer | DEC, Compaq |
Manufacturer | Samsung |
Introduction | January 20, 2002 |
Process | 0.18 µm |
Core Configs | 1 |
Pipeline | |
Type | Superscalar |
OoOE | Yes |
Speculative | Yes |
Reg Renaming | Yes |
Stages | 6 |
Decode | 4-way |
Instructions | |
ISA | Alpha |
Cache | |
L1I Cache | 64 KiB/core 2-way set associative |
L1D Cache | 64 KiB/core 2-way set associative |
Succession | |
Alpha 21364 was an Alpha microarchitecture designed by Compaq after acquiring it from DEC and introduced in 1998 as a successor to the Alpha 21264 architecture.
Facts about "Alpha 21364 - Microarchitectures - Compaq"
codename | Alpha 21364 + |
core count | 1 + |
designer | DEC + and Compaq + |
first launched | January 20, 2002 + |
full page name | compaq/microarchitectures/alpha 21364 + |
instance of | microarchitecture + |
instruction set architecture | Alpha + |
manufacturer | Samsung + |
microarchitecture type | CPU + |
name | Alpha 21364 + |
pipeline stages | 6 + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |