From WikiChip
Difference between revisions of "intel/core i9/i9-7980xe"
Line 164: | Line 164: | ||
|aes=Yes | |aes=Yes | ||
|rdrand=Yes | |rdrand=Yes | ||
− | |sha= | + | |sha=Yes |
− | |xop= | + | |xop=Yes |
|adx=Yes | |adx=Yes | ||
|clmul=Yes | |clmul=Yes | ||
Line 172: | Line 172: | ||
|tbt2=Yes | |tbt2=Yes | ||
|tbmt3=Yes | |tbmt3=Yes | ||
− | |bpt= | + | |bpt=Yes |
|eist=Yes | |eist=Yes | ||
− | |sst= | + | |sst=Yes |
− | |flex= | + | |flex=Yes |
− | |fastmem= | + | |fastmem=Yes |
− | |isrt= | + | |isrt=Yes |
− | |sba= | + | |sba=Yes |
− | |mwt= | + | |mwt=Yes |
− | |sipp= | + | |sipp=Yes |
− | |att= | + | |att=Yes |
− | |ipt= | + | |ipt=Yes |
|tsx=Yes | |tsx=Yes | ||
− | |txt= | + | |txt=Yes |
− | |ht= | + | |ht=Yes |
− | |vpro= | + | |vpro=Yes |
|vtx=Yes | |vtx=Yes | ||
|vtd=Yes | |vtd=Yes | ||
Line 192: | Line 192: | ||
|mpx=Yes | |mpx=Yes | ||
|sgx=Yes | |sgx=Yes | ||
− | |securekey= | + | |securekey=Yes |
− | |osguard= | + | |osguard=Yes |
− | |3dnow= | + | |3dnow=Yes |
− | |e3dnow= | + | |e3dnow=Yes |
− | |smartmp= | + | |smartmp=Yes |
− | |powernow= | + | |powernow=Yes |
− | |amdvi= | + | |amdvi=Yes |
− | |amdv= | + | |amdv=Yes |
− | |rvi= | + | |rvi=Yes |
− | |smt= | + | |smt=Yes |
− | |sensemi= | + | |sensemi=Yes |
− | |xfr= | + | |xfr=Yes |
}} | }} |
Revision as of 09:30, 2 June 2017
Template:mpu Core i9-7980XE is a 64-bit octadeca-core top-of-the-line x86 desktop microprocessor introduced by Intel in mid-2017. This chip, which is based on the Skylake microarchitecture, is fabricated on Intel's 14 nm process. The i9-7980XE operates at ? GHz with a TDP of 160 W and a Turbo Boost frequency of ? GHz. The processor supports up to 128 GiB of quad-channel DDR4-2666 memory.
The Core i9-7980XE succeeds the Core i7-6950X as Intel's flagship microprocessor based on Skylake microarchitecture - also becoming the first consumer-class octadeca-core microprocessor.
Cache
- Main article: Skylake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||
|
Expansions
Expansion Options
|
||||||||
|
Graphics
This processor has no integrated graphics.
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Core i9-7980XE - Intel"