From WikiChip
Difference between revisions of "marvell/armada/628"
Line 194: | Line 194: | ||
|vfpv1=No | |vfpv1=No | ||
|vfpv2=No | |vfpv2=No | ||
− | |vfpv3= | + | |vfpv3=No |
− | |vfpv3-d16= | + | |vfpv3-d16=Yes |
|vfpv3-f16=No | |vfpv3-f16=No | ||
|vfpv4=No | |vfpv4=No |
Revision as of 16:57, 28 May 2017
Template:mpu ARMADA 628 was a 32-bit tri-core ARM microprocessor introduced by Marvell in 2011. This processor, which is based on Marvell's Sheeva PJ4 microarchitecture, operated at 1.5 GHz for the 2 "big cores" with lower frequency for the third low-power core. The 628 supported up to 2 GiB of DDR3-1066 memory and integrated a Vivante GC1000 IGP.
The ARMADA 628 featured three heterogeneous cores - two identical large powerful cores operating at 1.5 GHz each with a third lower power core which operated at just 624 MHz whenever lightweight work was done which helped save power.
Contents
Cache
- Main article: Sheeva PJ4 § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Static Memory Controller
- 4 chip selects, up to 256 MB each
- Asynch/Sync operation up to 78 MHz
- A/D and AA/D Mode, x8 & x16 NOR Flash interface
- Support for VLIO or companion chips
NAND Flash Controller
- ONFI compliant controller supporting SLC and MLC NAND, x8 & x16, small block and large block
- 2 Chip Selects with up to 64GB of address space
- Support for 2 KB and 4 KB page sizes
- 2-bit detect/1-bit correct ECC & 16-bit correct BCH
MMC, SD and SDIO Controller
- 4x MMC/SD/SDIO/CE-ATA Controllers
- Supports MMC/eMMC v4.2, 4.3 and 4.4
- SDIO v 2.0, SDcard v2.1 and v3.0 (UHS-I)
- CE-ATA 1/4/8-Bit, SPI mode and boot suppor
Expansions
![]() |
Expansion Options
|
|||||||||||||||||
|
Graphics
![]() |
Integrated Graphics Information
|
|||||||||||||||||||||||||||||||||||||||
|
- 1080p decode support for H.264 high profile, VC-1/WMV, MPEG-4, MPEG-2, H.263, On-2.
- 1080p encode support for h.264 high profile, MPEG-4, MPEG-2, H.263 and On-2
Hardware Accelerators
Marvell Wireless Trusted Module v3
- Hashing units: MD5, SHA-1, HMAC-SHA-1; SHA-224/SHA256 and HMAC, SHA-512 and HMAC, MD5 and HMAC-MD5
- Symmetric crypto: AES (128 to 256 & ECB, CBC, CTR/XTS modes), DES/3DES (ECB & CBC), RC4
- Asymmetric crypto: ECC (Prime field ECC, FIPS std curve EC-224/256, EC-DSA) & RSA (RSA key gen, PKCS#1 v1.5/v2.1 Digital Signatures, x.509 Digital Certificate), & DiffieHellman Key exchange. True HW RNG, FIPS 140-2 certification
Features
[Edit/Modify Supported Features]
![]() |
Supported ARM Extensions & Processor Features
|
|||||||
|
Facts about "ARMADA 628 - Marvell"
has ecc memory support | false + |
integrated gpu | GC1000 + |
integrated gpu base frequency | 500 MHz (0.5 GHz, 500,000 KHz) + |
integrated gpu designer | Vivante + |
l1$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1d$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
l1i$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
max memory bandwidth | 7.942 GiB/s (8,132.608 MiB/s, 8.528 GB/s, 8,527.658 MB/s, 0.00776 TiB/s, 0.00853 TB/s) + |
max memory channels | 1 + |
supported memory type | DDR3-1066 + and DDR2-800 + |