Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "intel/microarchitectures/p5"
< intel | microarchitectures
(→Die Shot) |
|||
| Line 20: | Line 20: | ||
== Die Shot == | == Die Shot == | ||
* [[600 nm process]] | * [[600 nm process]] | ||
| − | + | * 3,100,000 transistors | |
[[File:pentium die shot.png|600px]] | [[File:pentium die shot.png|600px]] | ||
Revision as of 03:53, 26 April 2017
| Edit Values | |
| P5 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | April, 1993 |
| Phase-out | October, 1995 |
| Process | 600 nm |
| Succession | |
P5 was the microarchitecture for Intel's for Pentium line of microprocessors as a successor to the 80486. Introduced in 1993, P5 was manufactured using 600 nm process. In late 1995 P5 was succeeded by P6.
Die Shot
- 600 nm process
- 3,100,000 transistors
Facts about "P5 - Microarchitectures - Intel"
| codename | P5 + |
| designer | Intel + |
| first launched | April 1993 + |
| full page name | intel/microarchitectures/p5 + |
| instance of | microarchitecture + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | P5 + |
| phase-out | October 1995 + |
| process | 600 nm (0.6 μm, 6.0e-4 mm) + |