From WikiChip
Difference between revisions of "samsung/exynos/3110"
< samsung‎ | exynos

(Created page with "{{samsung title|Exynos 3110}} {{mpu | name = Exynos 3110 | no image = Yes | image = | image size = | caption =...")
 
Line 93: Line 93:
 
}}
 
}}
 
'''Exynos 3110''' is a [[single-core]] {{arch|32}} performance [[ARM]] system on a chip introduced by [[Samsung]] in [[2010]]. The Exynos 3110 was the first model from the {{samsung|Exynos}} family which found its way into many of Samsung's and Google's devices including the Galaxy S line, Galaxy Tab, and the Nexus S. The Exynos 3110 incorporates a {{armh|Cortex-A8}} core operating at 1 GHz along with a {{imgtec|PowerVR SGX540}} [[IGP]] operating at 200 MHz. This SoC supports up to LPDDR2-200 dual-channel memory.
 
'''Exynos 3110''' is a [[single-core]] {{arch|32}} performance [[ARM]] system on a chip introduced by [[Samsung]] in [[2010]]. The Exynos 3110 was the first model from the {{samsung|Exynos}} family which found its way into many of Samsung's and Google's devices including the Galaxy S line, Galaxy Tab, and the Nexus S. The Exynos 3110 incorporates a {{armh|Cortex-A8}} core operating at 1 GHz along with a {{imgtec|PowerVR SGX540}} [[IGP]] operating at 200 MHz. This SoC supports up to LPDDR2-200 dual-channel memory.
 +
 +
== Cache ==
 +
{{main|arm holdings/microarchitectures/cortex-a8#Memory_Hierarchy|l1=Cortex-A8 § Cache}}
 +
{{cache size
 +
|l1 cache=64 KiB
 +
|l1i cache=32 KiB
 +
|l1i break=1x32 KiB
 +
|l1i desc=
 +
|l1i policy=
 +
|l1d cache=32 KiB
 +
|l1d break=1x32 KiB
 +
|l1d desc=
 +
|l1d policy=
 +
|l2 cache=512 KiB
 +
|l2 break=1x512 KiB
 +
|l2 desc=
 +
|l2 policy=
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=LPDDR2-200
 +
|ecc=No
 +
|max mem=2 GiB
 +
|controllers=1
 +
|channels=2
 +
|max bandwidth=2.98 GiB/s
 +
|bandwidth schan=1.49 GiB/s
 +
|bandwidth dchan=2.98 GiB/s
 +
}}
 +
 +
== Expansions ==
 +
{{expansions
 +
| usb revision      = 2.0
 +
| usb ports          = 2
 +
| usb extra          = Host + OTG
 +
| uart              = yes
 +
| uart ports        = 3
 +
}}
 +
 +
== Graphics ==
 +
{{integrated graphics
 +
| gpu                = PowerVR SGX540
 +
| device id          =
 +
| designer            = Imagination Technologies
 +
| execution units    = 1
 +
| max displays        = 1
 +
| max memory          = 2 GiB
 +
| frequency          = 200 MHz
 +
| max frequency      =
 +
 +
| output crt          =
 +
| output sdvo        =
 +
| output dsi          =
 +
| output edp          =
 +
| output dp          =
 +
| output hdmi        = Yes
 +
| output vga          = Yes
 +
| output dvi          =
 +
 +
| directx ver        = 10.1
 +
| opengl ver        = 2.1
 +
| opencl ver        =
 +
| opengl es ver      = 2.0
 +
| hdmi ver          = 1.0
 +
| dp ver            =
 +
| edp ver            =
 +
| max res hdmi      =
 +
| max res hdmi freq  =
 +
| max res dp        =
 +
| max res dp freq    =
 +
| max res edp        =
 +
| max res edp freq  =
 +
| max res vga        =
 +
| max res vga freq  =
 +
}}
 +
 +
== Features ==
 +
{{arm features}}

Revision as of 00:20, 1 March 2017

Template:mpu Exynos 3110 is a single-core 32-bit performance ARM system on a chip introduced by Samsung in 2010. The Exynos 3110 was the first model from the Exynos family which found its way into many of Samsung's and Google's devices including the Galaxy S line, Galaxy Tab, and the Nexus S. The Exynos 3110 incorporates a Cortex-A8 core operating at 1 GHz along with a PowerVR SGX540 IGP operating at 200 MHz. This SoC supports up to LPDDR2-200 dual-channel memory.

Cache

Main article: Cortex-A8 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$64 KiB
65,536 B
0.0625 MiB
L1I$32 KiB
32,768 B
0.0313 MiB
1x32 KiB  
L1D$32 KiB
32,768 B
0.0313 MiB
1x32 KiB  
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  1x512 KiB  

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR2-200
Supports ECCNo
Max Mem2 GiB
Controllers1
Channels2
Max Bandwidth2.98 GiB/s
3,051.52 MiB/s
3.2 GB/s
3,199.751 MB/s
0.00291 TiB/s
0.0032 TB/s
Bandwidth
Single 1.49 GiB/s
Double 2.98 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
USB
Revision2.0
Ports2
FeaturesHost + OTG
UART
Ports3


Graphics

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUPowerVR SGX540
DesignerImagination Technologies
Execution Units1Max Displays1
Max Memory2 GiB
2,048 MiB
2,097,152 KiB
2,147,483,648 B
Frequency200 MHz
0.2 GHz
200,000 KHz
OutputHDMI, VGA
Standards
DirectX10.1
OpenGL2.1
OpenGL ES2.0
HDMI1.0

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported ARM Extensions & Processor Features
Retrieved from "https://en.wikichip.org/w/index.php?title=samsung/exynos/3110&oldid=39175"
Facts about "Exynos 3110 - Samsung"
RDF feed
has ecc memory supportfalse +
integrated gpuPowerVR SGX540 +
integrated gpu base frequency200 MHz (0.2 GHz, 200,000 KHz) +
integrated gpu designerImagination Technologies +
integrated gpu execution units1 +
integrated gpu max memory2,048 MiB (2,097,152 KiB, 2,147,483,648 B, 2 GiB) +
l1$ size64 KiB (65,536 B, 0.0625 MiB) +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
max memory bandwidth2.98 GiB/s (3,051.52 MiB/s, 3.2 GB/s, 3,199.751 MB/s, 0.00291 TiB/s, 0.0032 TB/s) +
max memory channels2 +
supported memory typeLPDDR2-200 +