Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/cannon lake"
(→All Cannonlake Chips) |
|||
| Line 41: | Line 41: | ||
Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
--> | --> | ||
| − | <table class=" | + | {{comp table start}} |
| − | <tr><th colspan=" | + | <table class="comptable sortable tc18 tc19 tc20 tc21 tc22 tc23"> |
| − | <tr><th colspan=" | + | <tr class="comptable-header"><th> </th><th colspan="23">Cannonlake Chips</th></tr> |
| − | <tr><th>Model</th><th> | + | <tr class="comptable-header"><th> </th><th colspan="13">Main processor</th><th colspan="3">IGP</th><th colspan="7">Major Feature Diff</th></tr> |
| − | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Cannonlake]] | + | <tr class="comptable-header"><th class="unsortable">Model</th><th>Launched</th><th>Price</th><th>Family</th><th>Platform</th><th>Core</th><th>C</th><th>T</th><th>L3$</th><th>L4$</th><th>TDP</th><th>Freq</th><th>Turbo</th><th>Max Mem</th><th>Name</th><th>Freq</th><th>Turbo</th><th>{{intel|turbo boost|TBT}}</th><th>HT</th><th>AVX2</th><th>TXT</th><th>TSX</th><th>vPro</th><th>VT-d</th></tr> |
| + | <tr class="comptable-header comptable-header-sep"><th> </th><th colspan="23">[[Uniprocessors]]</th></tr> | ||
| + | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Cannonlake]] [[max cpu count::1]] | ||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
| − | |? | + | |?first launched |
| + | |?release price | ||
| + | |?microprocessor family | ||
|?platform | |?platform | ||
|?core name | |?core name | ||
| − | |? | + | |?core count |
| − | |? | + | |?thread count |
| + | |?l3$ size | ||
| + | |?l4$ size | ||
|?tdp | |?tdp | ||
|?base frequency#GHz | |?base frequency#GHz | ||
| − | |?max memory# | + | |?turbo frequency (1 core)#GHz |
| + | |?max memory#GiB | ||
|?integrated gpu | |?integrated gpu | ||
|?integrated gpu base frequency | |?integrated gpu base frequency | ||
|?integrated gpu max frequency | |?integrated gpu max frequency | ||
| + | |?has intel turbo boost technology 2.0 | ||
| + | |?has simultaneous multithreading | ||
| + | |?has advanced vector extensions 2 | ||
| + | |?has intel trusted execution technology | ||
| + | |?has transactional synchronization extensions | ||
| + | |?has intel vpro technology | ||
| + | |?has_intel_vt-d_technology | ||
|format=template | |format=template | ||
| − | |template=proc table | + | |template=proc table 3 |
|searchlabel= | |searchlabel= | ||
| − | |userparam= | + | |sort=microprocessor family, model number |
| + | |order=asc,asc | ||
| + | |userparam=25:19 | ||
|mainlabel=- | |mainlabel=- | ||
| + | |limit=100 | ||
}} | }} | ||
| − | {{table count | + | <tr><th> </th><th colspan="23"><span style="font-size: 20px;">No Cannonlake Chips have been released yet.</span></th></tr> |
| + | {{comp table count|ask=[[Category:microprocessor models by intel]][[instance of::microprocessor]][[microarchitecture::Cannonlake]]}} | ||
</table> | </table> | ||
| + | {{comp table end}} | ||
Revision as of 00:05, 9 January 2017
| Edit Values | |
| Cannonlake µarch | |
| General Info |
Cannonlake (CNL) is a planned microarchitecture by Intel as a successor to Kaby Lake. Cannonlake is expected to be fabricated using a 10 nm process. Cannonlake is set to be introduced in the fourth quarter of 2017. Cannonlake is the "Process" microarchitecture as part of Intel's PAO model.
Process Technology
Cannonlake is set to utilize Intel's 10 nm process (P1274).
 |
This section requires expansion; you can help adding the missing info. |
Codenames
| Core | Abbrev | Description | Graphics | Target |
|---|---|---|---|---|
| Cannonlake Y | CNL-Y | Extremely low power | GT2 | 2-in-1s detachable, tablets, and computer sticks |
| Cannonlake U | CNL-U | Ultra-low Power | GT2 | Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room |
Architecture
| |
This section is empty; you can help add the missing info by editing this page. |
All Cannonlake Chips
| Cannonlake Chips | |||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Main processor | IGP | Major Feature Diff | |||||||||||||||||||||
| Model | Launched | Price | Family | Platform | Core | C | T | L3$ | L4$ | TDP | Freq | Turbo | Max Mem | Name | Freq | Turbo | TBT | HT | AVX2 | TXT | TSX | vPro | VT-d |
| Uniprocessors | |||||||||||||||||||||||
| No Cannonlake Chips have been released yet. | |||||||||||||||||||||||
| Count: 0 | |||||||||||||||||||||||