From WikiChip
Difference between revisions of "intel/core m/m3-7y30"
(updated memory controller) |
(updated expansions) |
||
Line 125: | Line 125: | ||
|bandwidth schan=13.9 GiB/s | |bandwidth schan=13.9 GiB/s | ||
|bandwidth dchan=27.81 GiB/s | |bandwidth dchan=27.81 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions | ||
+ | | pcie revision = 3.0 | ||
+ | | pcie lanes = 10 | ||
+ | | pcie config = 1x4 | ||
+ | | pcie config 2 = 2x2 | ||
+ | | pcie config 3 = 1x2+2x1 | ||
+ | | pcie config 4 = 4x1 | ||
}} | }} | ||
Line 180: | Line 190: | ||
| intel fdi = | | intel fdi = | ||
| intel clear video = Yes | | intel clear video = Yes | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
Revision as of 02:00, 7 January 2017
Template:mpu Core M3-7Y30 is a 64-bit dual-core low-end performance x86 mobile microprocessor introduced by Intel in mid-2016. This chip, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's 14nm+ process. The M3-7Y30 operates at 1 GHz with a TDP of 4.5 W supporting a Turbo Boost frequency of 2.6 GHz. The processor supports up to 16 GiB of dual-channel non-ECC LPDDR3-1866 memory and incorporates Intel's HD Graphics 615 IGP operating at 300 MHz with a burst frequency of 900 MHz.
Cache
- Main article: Kaby Lake § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions
![]() |
Expansion Options
|
|||||||
|
Graphics
Integrated Graphic Information | |
GPU | Intel HD Graphics 615 |
Device ID | 0x591E |
Execution Units | 24 |
Displays | 3 |
Frequency | 300 MHz 0.3 GHz
300,000 KHz |
Max frequency | 900 MHz 0.9 GHz
900,000 KHz |
Max memory | 16 GB "GB" is not declared as a valid unit of measurement for this property.
|
Output | DisplayPort, Embedded DisplayPort, HDMI, DVI |
DirectX | 12 |
OpenGL | 4.4 |
OpenCL | 2.0 |
HDMI | 1.4a |
DP | 1.2 |
eDP | 1.3 |
Max HDMI Res | 4096x2304 @24 Hz |
Max DP Res | 3840x2160 @60 Hz, 2880x1800 @60 Hz |
Max eDP Res | 3840x2160 @60 Hz, 3840x2160 @60 Hz |
Intel Quick Sync Video | |
Intel InTru 3D | |
Intel Insider | |
Intel WiDi (Wireless Display) | |
Intel Clear Video |
Features
Facts about "Core M3-7Y30 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core M3-7Y30 - Intel#io + |
device id | 0x591E + |
has ecc memory support | false + |
has feature | integrated gpu + |
integrated gpu | Intel HD Graphics 615 + |
integrated gpu base frequency | 300 MHz (0.3 GHz, 300,000 KHz) + |
integrated gpu max frequency | 900 MHz (0.9 GHz, 900,000 KHz) + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
max memory bandwidth | 27.81 GiB/s (28,477.44 MiB/s, 29.861 GB/s, 29,860.76 MB/s, 0.0272 TiB/s, 0.0299 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 10 + |
supported memory type | DDR3L-1600 + and LPDDR3-1866 + |