From WikiChip
Difference between revisions of "intel/core i5/i5-7500t"
< intel‎ | core i5

Line 14: Line 14:
 
| s-spec              = SR337
 
| s-spec              = SR337
 
| market              = Desktop
 
| market              = Desktop
 +
| market 2            = Embedded
 
| first announced    = January 3, 2017
 
| first announced    = January 3, 2017
 
| first launched      = January 3, 2017
 
| first launched      = January 3, 2017
Line 80: Line 81:
 
| package module 1    = {{packages/intel/lga-1151}}
 
| package module 1    = {{packages/intel/lga-1151}}
 
}}
 
}}
−
The '''Core i5-7500T''' is a {{arch|64}} [[x86]] [[quad-core microprocessor]] based on {{intel|Kaby Lake|l=arch}} and is set to be introduced by [[Intel]] in late 2016 or early 2017. This MPU operates at 2.7 GHz with a TDP rating of 35 W.
+
'''Core i5-7500T''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] microprocessor introduced by [[Intel]] in early [[2017]] for the desktop and embedded markets. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process|14nm+ process]]. The i5-7500T operates at 2.7 GHz with a TDP of 35 W supporting a {{intel|Turbo Boost}} frequency of 3.3 GHz. The processor supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory and incorporates Intel's {{intel|HD Graphics 630}} [[IGP]] operating at 350 MHz with a burst frequency of 1 GHz.
−
 
 
−
 
 
−
{{unknown features}}
 
  
 
== Cache ==
 
== Cache ==

Revision as of 04:20, 6 January 2017

Template:mpu Core i5-7500T is a 64-bit quad-core mid-range performance x86 microprocessor introduced by Intel in early 2017 for the desktop and embedded markets. This chip, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's 14nm+ process. The i5-7500T operates at 2.7 GHz with a TDP of 35 W supporting a Turbo Boost frequency of 3.3 GHz. The processor supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory and incorporates Intel's HD Graphics 630 IGP operating at 350 MHz with a burst frequency of 1 GHz.

Cache

Main article: Kaby Lake § Cache
Cache Info [Edit Values]
L1I$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core, write-back)
L1D$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core, write-back)
L2$ 1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
4x256 KiB 4-way set associative (per core, write-back)
L3$ 6 MiB
6,144 KiB
6,291,456 B
0.00586 GiB
shared

Graphics

Integrated Graphic Information
GPU Intel HD Graphics 630
Execution Units 24
Displays 3
Frequency  ? MHz
"? MHz" is not a number.
Max frequency  ? GHz
"? GHz" is not a number.
Max memory 64 GB
"GB" is not declared as a valid unit of measurement for this property.
Output DisplayPort, Embedded DisplayPort, HDMI, DVI
DirectX 12.1
OpenGL 4.4
OpenCL 2.0
HDMI 1.4
DP 1.2
eDP 1.3
Max HDMI Res 4096x2304 @24 Hz
Max DP Res 4096x2304 @60 Hz
Max eDP Res 4096x2304 @60 Hz
Intel Quick Sync Video
Intel InTru 3D
Intel Insider
Intel WiDi (Wireless Display)
Intel Clear Video

Memory controller

Integrated Memory Controller
Type DDR3L-1333, DDR3L-1600, DDR4-1866, DDR4-2133
Controllers 1
Channels 2
ECC Support Yes
Max bandwidth 34.1 GB/s
Max memory 64 GB

Expansions

Template:mpu expansions

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i5/i5-7500t&oldid=33020"
Facts about "Core i5-7500T - Intel"
RDF feed
has featureintegrated gpu +
integrated gpuIntel HD Graphics 630 +
l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description4-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ descriptionshared +
l3$ size6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) +