From WikiChip
Difference between revisions of "intel/pentium gold/g4560"
< intel‎ | pentium gold

Line 35: Line 35:
 
| isa                = x86-64
 
| isa                = x86-64
 
| microarch          = Kaby Lake
 
| microarch          = Kaby Lake
| platform            =  
+
| platform            = Kaby Lake
| chipset            =  
+
| chipset            = Sunrise Point
 +
| chipset 2          = Union Point
 
| core name          = Kaby Lake S
 
| core name          = Kaby Lake S
 
| core family        = 6
 
| core family        = 6
| core model          = 158
+
| core model          = 58
 
| core stepping      = B0
 
| core stepping      = B0
 
| process            = 14 nm
 
| process            = 14 nm
 
| transistors        =  
 
| transistors        =  
 
| technology          = CMOS
 
| technology          = CMOS
| die size           =  
+
| die area           =
 +
| die width          =
 +
| die length          =  
 
| word size          = 64 bit
 
| word size          = 64 bit
 
| core count          = 2
 
| core count          = 2

Revision as of 21:23, 5 January 2017

Template:mpu Pentium G4560 is a 64-bit dual-core budget x86 desktop microprocessor introduced by Intel in early 2017. The G4560, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's improved 14nm+ process. This processor operates at 3.5 GHz with a TDP of 54 W and supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory. Additionally the G4560 incorporates Intel's HD Graphics 610 IGP operating at 350 MHz with a burst frequency of 1.05 GHz.

DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Kaby Lake § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L1D$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L2$ 512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
2x256 KiB 4-way set associative (per core, write-back)
L3$ 3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
2x1.5 MiB 12-way set associative (shared)
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description12-way set associative +
l3$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +