From WikiChip
Difference between revisions of "intel/core i7/i7-620m"
< intel‎ | core i7

Line 87: Line 87:
 
}}
 
}}
 
'''Core i7-620M''' is a {{arch|64}} [[dual-core]] [[x86-64]] mobile microprocessor designed by [[Intel]] and introduced in early [[2010]]. This chip is a first-generation {{intel|Core i7}} processor based on the {{intel|Westmere|l=arch}} microarchitecture and is manufactured on a [[32 nm process]]. This processor operated at a based frequency of 2.7 GHz with a {{intel|Turbo Boost Technology|turbo frequency}} of 3.33 GHz and a TDP of 35 W. This MPU came with a {{intel|HD Graphics (Ironlake)}} [[IGP]] operating at 500 MHz with a max burst frequency of 766 MHz.
 
'''Core i7-620M''' is a {{arch|64}} [[dual-core]] [[x86-64]] mobile microprocessor designed by [[Intel]] and introduced in early [[2010]]. This chip is a first-generation {{intel|Core i7}} processor based on the {{intel|Westmere|l=arch}} microarchitecture and is manufactured on a [[32 nm process]]. This processor operated at a based frequency of 2.7 GHz with a {{intel|Turbo Boost Technology|turbo frequency}} of 3.33 GHz and a TDP of 35 W. This MPU came with a {{intel|HD Graphics (Ironlake)}} [[IGP]] operating at 500 MHz with a max burst frequency of 766 MHz.
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}}
 +
{{cache size
 +
|l1 cache=128 KiB
 +
|l1i cache=64 KiB
 +
|l1i break=2x32 KiB
 +
|l1i desc=4-way set associative
 +
|l1i policy=write-back
 +
|l1d cache=64 KiB
 +
|l1d break=2x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d policy=write-back
 +
|l2 cache=512 KiB
 +
|l2 break=2x256 KiB
 +
|l2 desc=8-way set associative
 +
|l2 policy=write-back
 +
|l3 cache=4 MiB
 +
|l3 break=2x2 MiB
 +
|l3 desc=16-way set associative
 +
|l3 policy=write-back
 +
}}

Revision as of 15:58, 27 November 2016

Template:mpu Core i7-620M is a 64-bit dual-core x86-64 mobile microprocessor designed by Intel and introduced in early 2010. This chip is a first-generation Core i7 processor based on the Westmere microarchitecture and is manufactured on a 32 nm process. This processor operated at a based frequency of 2.7 GHz with a turbo frequency of 3.33 GHz and a TDP of 35 W. This MPU came with a HD Graphics (Ironlake) IGP operating at 500 MHz with a max burst frequency of 766 MHz.

Cache

Main article: Westmere § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
2x32 KiB4-way set associativewrite-back
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associativewrite-back
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  2x256 KiB8-way set associativewrite-back
L3$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  2x2 MiB16-way set associativewrite-back
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i7/i7-620m&oldid=29284"
Facts about "Core i7-620M - Intel"
RDF feed
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description4-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description8-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description16-way set associative +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +