-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "qualcomm/msm6xxx/msm6200"
(→Cache) |
|||
Line 90: | Line 90: | ||
|l1i cache=0 KiB | |l1i cache=0 KiB | ||
|l1i break=1x0 KiB | |l1i break=1x0 KiB | ||
− | |l1i desc= | + | |l1i desc=No L1$ |
|l1i extra= | |l1i extra= | ||
}} | }} |
Revision as of 12:25, 21 November 2016
Template:mpu MSM6200 is a 32-bit ARM baseband system-on-chip with 3G wireless capabilities developed by Qualcomm and introduced in 2002 for the mobile market. This SoC was part of the MSM6xxx Value Platform offering support for features such as basic color screens, position-location services, music, ringtones and voice recognition features.
Cache
- Main article: ARM7 § Cache
Cache Info [Edit Values] | ||
L1I$ | 0 KiB 0 B 0 MiB |
1x0 KiB No L1$ |
Wireless
Wireless Communications | |||||||
Cellular | |||||||
2G |
| ||||||
---|---|---|---|---|---|---|---|
3G |
|
Facts about "MSM6200 - Qualcomm"
has 2g support | true + |
has 3g support | true + |
has gprs support | true + |
has gsm support | true + |
has umts support | true + |
has wcdma support | true + |
l1i$ description | No L1$ + |
l1i$ size | 0 KiB (0 B, 0 MiB) + |
part of | Value Platform + |