From WikiChip
Difference between revisions of "qualcomm/msm6xxx/msm6100"
< qualcomm‎ | msm6xxx

Line 84: Line 84:
 
}}
 
}}
 
'''MSM6100''' is a {{arch|32}} [[ARM]] [[system-on-chip]] with [[3G]] wireless capabilities developed by [[Qualcomm]] and introduced in [[2002]] for the mobile market. This SoC was part of the {{qualcomm|MSM6xxx}} [[part of::Multimedia Platform]] offering support for more advanced features such as position-location services, video, audio, and gaming.
 
'''MSM6100''' is a {{arch|32}} [[ARM]] [[system-on-chip]] with [[3G]] wireless capabilities developed by [[Qualcomm]] and introduced in [[2002]] for the mobile market. This SoC was part of the {{qualcomm|MSM6xxx}} [[part of::Multimedia Platform]] offering support for more advanced features such as position-location services, video, audio, and gaming.
 +
 +
== Cache ==
 +
{{main|arm holdings/microarchitectures/ARM7#Memory_Hierarchy|l1=ARM9 § Cache}}
 +
{{cache info
 +
|l1i cache=16 KiB
 +
|l1i break=1x16 KiB
 +
|l1i desc=4-way set associative
 +
|l1i extra=
 +
|l1d cache=16 KiB
 +
|l1d break=1x16 KiB
 +
|l1d desc=4-way set associative
 +
|l1d extra=
 +
}}

Revision as of 02:18, 21 November 2016

Template:mpu MSM6100 is a 32-bit ARM system-on-chip with 3G wireless capabilities developed by Qualcomm and introduced in 2002 for the mobile market. This SoC was part of the MSM6xxx Multimedia Platform offering support for more advanced features such as position-location services, video, audio, and gaming.

Cache

Main article: ARM9 § Cache
Cache Info [Edit Values]
L1I$ 16 KiB
16,384 B
0.0156 MiB
1x16 KiB 4-way set associative
L1D$ 16 KiB
16,384 B
0.0156 MiB
1x16 KiB 4-way set associative
Retrieved from "https://en.wikichip.org/w/index.php?title=qualcomm/msm6xxx/msm6100&oldid=28410"
Facts about "MSM6100 - Qualcomm"
RDF feed
base frequency146 MHz (0.146 GHz, 146,000 kHz) +
bus typeAMBA 2 +
chipsetMSM6xxx +
core count1 +
core nameARM926EJ-S +
designerQualcomm + and ARM Holdings +
dspQDSP4000 +
dsp base frequency73 MHz (0.073 GHz, 73,000 kHz) +
familyMSM6xxx +
first announcedMarch 20, 2001 +
first launchedNovember 2002 +
full page namequalcomm/msm6xxx/msm6100 +
has 2g supporttrue +
has 3g supporttrue +
has cdma2000 1x supporttrue +
has cdma2000 supporttrue +
has cdmaone supporttrue +
has is-95a supporttrue +
has is-95b supporttrue +
has locked clock multipliertrue +
instance ofmicroprocessor +
l1d$ description4-way set associative +
l1d$ size16 KiB (16,384 B, 0.0156 MiB) +
l1i$ description4-way set associative +
l1i$ size16 KiB (16,384 B, 0.0156 MiB) +
ldateNovember 2002 +
main imageFile:msm6100 lowres.jpg +
manufacturerTSMC + and IBM +
market segmentMobile + and Embedded +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max memory address0xFFFFFFFF +
microarchitectureARM9 +
model numberMSM6100 +
nameQualcomm MSM6100 +
part ofMultimedia Platform +
process90 nm (0.09 μm, 9.0e-5 mm) +
seriesMSM +
smp max ways1 +
technologyCMOS +
thread count1 +