From WikiChip
Difference between revisions of "intel/celeron/g3950"
< intel‎ | celeron

(Created page with "{{intel title|Celeron G3950}} {{mpu | name = Intel Celeron G3950 | no image = Yes | designer = Intel | manufacturer = Intel | model...")
 
Line 69: Line 69:
 
}}
 
}}
 
The '''Celeron G3950''' is a {{arch|64}} [[dual-core]] [[x86]] budget microprocessor set to be introduced by [[Intel]] in late 2016 or early 2017. This MPU operates at 2.9 GHz with a TDP of ? W. This {{intel|Kaby Lake}}-based processor is manufactured on Intel's [[14 nm process]].
 
The '''Celeron G3950''' is a {{arch|64}} [[dual-core]] [[x86]] budget microprocessor set to be introduced by [[Intel]] in late 2016 or early 2017. This MPU operates at 2.9 GHz with a TDP of ? W. This {{intel|Kaby Lake}}-based processor is manufactured on Intel's [[14 nm process]].
 +
 +
 +
{{unknown features}}
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/kaby lake#Memory_Hierarchy|l1=Kaby Lake § Cache}}
 +
{{cache info
 +
|l1i cache=64 KiB
 +
|l1i break=2x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1i extra=(per core, write-back)
 +
|l1d cache=64 KiB
 +
|l1d break=2x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d extra=(per core, write-back)
 +
|l2 cache=512 KiB
 +
|l2 break=2x256 KiB
 +
|l2 desc=4-way set associative
 +
|l2 extra=(per core, write-back)
 +
|l3 cache=2 MiB
 +
|l3 break=2x1 MiB
 +
|l3 desc=12-way set associative
 +
|l3 extra=(shared)
 +
}}

Revision as of 12:54, 12 November 2016

Template:mpu The Celeron G3950 is a 64-bit dual-core x86 budget microprocessor set to be introduced by Intel in late 2016 or early 2017. This MPU operates at 2.9 GHz with a TDP of ? W. This Kaby Lake-based processor is manufactured on Intel's 14 nm process.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Kaby Lake § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L1D$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L2$ 512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
2x256 KiB 4-way set associative (per core, write-back)
L3$ 2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
2x1 MiB 12-way set associative (shared)
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/g3950&oldid=27381"
Facts about "Celeron G3950 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description12-way set associative +
l3$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +