From WikiChip
Difference between revisions of "intel/xeon e5/e5-2689a v4"
< intel‎ | xeon e5

Line 25: Line 25:
 
| frequency          = 3,400 MHz
 
| frequency          = 3,400 MHz
 
| turbo frequency    = Yes
 
| turbo frequency    = Yes
−
| turbo frequency1    = 3,500 MHz
+
| turbo frequency1    =  
 
| turbo frequency2    =  
 
| turbo frequency2    =  
 +
| turbo frequency3    =
 +
| turbo frequency4    =
 +
| turbo frequency5    =
 +
| turbo frequency6    =
 +
| turbo frequency7    =
 +
| turbo frequency8    =
 
| bus type            = QPI
 
| bus type            = QPI
 
| bus speed          = 4,800 MHz
 
| bus speed          = 4,800 MHz
Line 83: Line 89:
 
| socket 0 type      = LGA
 
| socket 0 type      = LGA
 
}}
 
}}
−
The '''Xeon E5-2689A v4''' is a {{arch|64}} [[octa-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for 2S environments. Operating at 3.4 GHz with a {{intel|turbo boost}} frequency of 3.5 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
+
The '''Xeon E5-2689A v4''' is a {{arch|64}} [[octa-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for 2S environments. Operating at 3.4 GHz with a {{intel|turbo boost}} frequency of ? GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
  
 
This microprocessor is OEM only.
 
This microprocessor is OEM only.

Revision as of 16:22, 5 November 2016

Template:mpu The Xeon E5-2689A v4 is a 64-bit octa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for 2S environments. Operating at 3.4 GHz with a turbo boost frequency of ? GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a 14 nm process (based on Broadwell).

This microprocessor is OEM only.

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 256 KiB
262,144 B
0.25 MiB
8x32 KiB 8-way set associative (per core, write-back)
L1D$ 256 KiB
262,144 B
0.25 MiB
8x32 KiB 8-way set associative (per core, write-back)
L2$ 2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
8x256 KiB 8-way set associative (per core, write-back)
L3$ 20 MiB
20,480 KiB
20,971,520 B
0.0195 GiB
8x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics

This microprocessor has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions

Template:mpu expansions

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2689a_v4&oldid=27034"
Facts about "Xeon E5-2689A v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description20-way set associative +
l3$ size20 MiB (20,480 KiB, 20,971,520 B, 0.0195 GiB) +