From WikiChip
Difference between revisions of "intel/xeon e5/e5-2696 v4"
< intel‎ | xeon e5

(turbo freq)
Line 26: Line 26:
 
| turbo frequency    = Yes
 
| turbo frequency    = Yes
 
| turbo frequency1    = 3,700 MHz
 
| turbo frequency1    = 3,700 MHz
−
| turbo frequency2    =  
+
| turbo frequency2    = 3,700 MHz
 +
| turbo frequency3    = 3,500 MHz
 +
| turbo frequency4    = 3,400 MHz
 +
| turbo frequency5    = 3,300 MHz
 +
| turbo frequency6    = 3,200 MHz
 +
| turbo frequency7    = 3,100 MHz
 +
| turbo frequency8    = 3,000 MHz
 +
| turbo frequency9    = 2,900 MHz
 +
| turbo frequency10  = 2,800 MHz
 +
| turbo frequency11  = 2,800 MHz
 +
| turbo frequency12  = 2,800 MHz
 +
| turbo frequency13  = 2,800 MHz
 +
| turbo frequency14  = 2,800 MHz
 +
| turbo frequency15  = 2,800 MHz
 +
| turbo frequency16  = 2,800 MHz
 +
| turbo frequency17  = 2,800 MHz
 +
| turbo frequency18  = 2,800 MHz
 +
| turbo frequency19  = 2,800 MHz
 +
| turbo frequency20  = 2,800 MHz
 +
| turbo frequency21  = 2,800 MHz
 +
| turbo frequency22  = 2,800 MHz
 
| bus type            = QPI
 
| bus type            = QPI
 
| bus speed          = 4,800 MHz
 
| bus speed          = 4,800 MHz

Revision as of 14:36, 5 November 2016

Template:mpu The Xeon E5-2696 v4 is a 64-bit docosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for 2S environments. Operating at 2.2 GHz with a turbo boost frequency of 3.7 GHz for a single active core, this MPU has a TDP of 150 W and is manufactured on a 14 nm process (based on Broadwell).

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 704 KiB
720,896 B
0.688 MiB
22x32 KiB 8-way set associative (per core, write-back)
L1D$ 704 KiB
720,896 B
0.688 MiB
22x32 KiB 8-way set associative (per core, write-back)
L2$ 5.5 MiB
5,632 KiB
5,767,168 B
0.00537 GiB
22x256 KiB 8-way set associative (per core, write-back)
L3$ 55 MiB
56,320 KiB
57,671,680 B
0.0537 GiB
22x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics

This microprocessor has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions

Template:mpu expansions

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2696_v4&oldid=27006"
Facts about "Xeon E5-2696 v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size704 KiB (720,896 B, 0.688 MiB) +
l1i$ description8-way set associative +
l1i$ size704 KiB (720,896 B, 0.688 MiB) +
l2$ description8-way set associative +
l2$ size5.5 MiB (5,632 KiB, 5,767,168 B, 0.00537 GiB) +
l3$ description20-way set associative +
l3$ size55 MiB (56,320 KiB, 57,671,680 B, 0.0537 GiB) +