From WikiChip
Difference between revisions of "intel/xeon e5/e5-4667 v4"
< intel‎ | xeon e5

(gpu)
Line 105: Line 105:
 
|l3 extra=(shared, per core, write-back)
 
|l3 extra=(shared, per core, write-back)
 
}}
 
}}
 +
 +
== Graphics ==
 +
This microprocessors has no integrated graphics processing unit.

Revision as of 12:25, 3 November 2016

Template:mpu The Xeon E5-4667 v4 is a 64-bit octadeca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for high-performance dense 4S environments. Operating at 2.2 GHz with a turbo boost frequency of 3 GHz for a single active core, this MPU has a TDP of 135 W and is manufactured on a 14 nm process (based on Broadwell).

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 576 KiB
589,824 B
0.563 MiB
18x32 KiB 8-way set associative (per core, write-back)
L1D$ 576 KiB
589,824 B
0.563 MiB
18x32 KiB 8-way set associative (per core, write-back)
L2$ 4.5 MiB
4,608 KiB
4,718,592 B
0.00439 GiB
18x256 KiB 8-way set associative (per core, write-back)
L3$ 45 MiB
46,080 KiB
47,185,920 B
0.0439 GiB
18x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics

This microprocessors has no integrated graphics processing unit.

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-4667_v4&oldid=26529"
Facts about "Xeon E5-4667 v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size576 KiB (589,824 B, 0.563 MiB) +
l1i$ description8-way set associative +
l1i$ size576 KiB (589,824 B, 0.563 MiB) +
l2$ description8-way set associative +
l2$ size4.5 MiB (4,608 KiB, 4,718,592 B, 0.00439 GiB) +
l3$ description20-way set associative +
l3$ size45 MiB (46,080 KiB, 47,185,920 B, 0.0439 GiB) +