Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon e5/e5-2698 v4"
(Created page with "{{intel title|Xeon E5-2698 v4}} {{mpu | name = Xeon E5-2698 v4 | no image = Yes | image = | image size = | caption...") |
|||
| Line 42: | Line 42: | ||
| core name = Broadwell EP | | core name = Broadwell EP | ||
| core family = 6 | | core family = 6 | ||
| − | | core model = | + | | core model = 4F |
| core stepping = B0 | | core stepping = B0 | ||
| process = 14 nm | | process = 14 nm | ||
Revision as of 04:30, 3 November 2016
Template:mpu The Xeon E5-2698 v4 is a 64-bit icosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (1U Square form factors). Operating at 2.2 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 135 W and is manufactured on a 14 nm process (based on Broadwell).
Facts about "Xeon E5-2698 v4 - Intel"
| l1d$ description | 8-way set associative + |
| l1d$ size | 640 KiB (655,360 B, 0.625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 640 KiB (655,360 B, 0.625 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 5 MiB (5,120 KiB, 5,242,880 B, 0.00488 GiB) + |
| l3$ description | 20-way set associative + |
| l3$ size | 50 MiB (51,200 KiB, 52,428,800 B, 0.0488 GiB) + |