From WikiChip
Difference between revisions of "intel/xeon e5/e5-2699a v4"
(+cache) |
|||
Line 42: | Line 42: | ||
| core name = Broadwell EP | | core name = Broadwell EP | ||
| core family = 6 | | core family = 6 | ||
− | | core model = | + | | core model = 4F |
| core stepping = B0 | | core stepping = B0 | ||
| process = 14 nm | | process = 14 nm |
Revision as of 04:30, 3 November 2016
Template:mpu The Xeon E5-2699A v4 is a 64-bit docosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.4 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a 14 nm process (based on Broadwell).
Cache
- Main article: Broadwell § Cache
Cache Info [Edit Values] | ||
L1I$ | 704 KiB 720,896 B 0.688 MiB |
22x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 704 KiB 720,896 B 0.688 MiB |
22x32 KiB 8-way set associative (per core, write-back) |
L2$ | 5.5 MiB 5,632 KiB 5,767,168 B 0.00537 GiB |
22x256 KiB 8-way set associative (per core, write-back) |
L3$ | 55 MiB 56,320 KiB 57,671,680 B 0.0537 GiB |
22x2.5 MiB 20-way set associative (shared, per core, write-back) |
Facts about "Xeon E5-2699A v4 - Intel"
l1d$ description | 8-way set associative + |
l1d$ size | 704 KiB (720,896 B, 0.688 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 704 KiB (720,896 B, 0.688 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 5.5 MiB (5,632 KiB, 5,767,168 B, 0.00537 GiB) + |
l3$ description | 20-way set associative + |
l3$ size | 55 MiB (56,320 KiB, 57,671,680 B, 0.0537 GiB) + |