From WikiChip
Difference between revisions of "amd/am186/mr80186-3"
< amd‎ | am186

(Created page with "{{amd title|MR80186-3}} {{mpu | name = MR80186-3 | no image = Yes | image = | image size = | caption = | design...")
 
(→‎Cache)
Line 79: Line 79:
 
{{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}}
 
{{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}}
 
{{cache info
 
{{cache info
−
|l1 cache=0 KB
+
|l1 cache=0 KiB
−
|l1 break=1x0 KB
+
|l1 break=1x0 KiB
 
|l1 desc=
 
|l1 desc=
 
|l1 extra=
 
|l1 extra=
−
|l2 cache=0 KB
+
|l2 cache=0 KiB
−
|l2 break=1x0 KB
+
|l2 break=1x0 KiB
 
}}
 
}}
  

Revision as of 21:19, 20 September 2016

Template:mpu MR80186-3 was a 16-bit 80186-based microprocessor designed by Intel and manufactured by AMD. This model, which operated at 8 MHz, supported military temperature range and was otherwise identical to the standard models.

Cache

Main article: 80186 § Cache
Cache Info [Edit Values]
L1$ 0 KiB
0 B
0 MiB
1x0 KiB
L2$ 0 KiB
0 MiB
0 B
0 GiB
1x0 KiB

Graphics

This chip had no integrated graphics processing unit.

Features

  • Military temperature range
  • 10 new instructions
  • Two DMA channels
  • Three programmable interrupt timers
  • Local Bus Controller
  • Object code-compatible with all 86/88 software

Documents

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/am186/mr80186-3&oldid=25258"
Facts about "MR80186-3 - AMD"
RDF feed
l1$ size0 KiB (0 B, 0 MiB) +
l2$ size0 MiB (0 KiB, 0 B, 0 GiB) +