From WikiChip
Difference between revisions of "intel/xeon e7/e7-8850"
< intel‎ | xeon e7

Line 106: Line 106:
 
|l2 desc=8-way set associative
 
|l2 desc=8-way set associative
 
|l2 extra=(per core)
 
|l2 extra=(per core)
|l3 cache=24 MB
+
|l3 cache=24 MiB
|l3 break=
 
 
|l3 desc=16-way set associative
 
|l3 desc=16-way set associative
|l3 extra=
 
 
}}
 
}}
  

Revision as of 02:08, 19 September 2016

Template:mpu Xeon E7-8850 is a 64-bit deca-core x86 data center microprocessor that supports up to 8 sockets. This first generation Xeon E7 processor, Westmere-based, operates at a base frequency of 2 GHz with turob frequency of 2.4 GHz for 2 active cores. This chip has a TDP of 130 W, supporting up to 4 channels of DDR3 with support of up to 4 TB of memory.

Cache

Main article: Westmere § Cache
Cache Info [Edit Values]
L1I$ 320 KB
"KB" is not declared as a valid unit of measurement for this property.
10x32 KB 4-way set associative (per core)
L1D$ 320 KB
"KB" is not declared as a valid unit of measurement for this property.
10x32 KB 8-way set associative (per core)
L2$ 2.56 MB
"MB" is not declared as a valid unit of measurement for this property.
10x256 KB 8-way set associative (per core)
L3$ 24 MiB
24,576 KiB
25,165,824 B
0.0234 GiB
16-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR3-800, DDR3-978, DDR3-1066
Controllers 1
Channels 4
ECC Support Yes
Max memory 4096 GB

Features

Template:mpu features

Facts about "Xeon E7-8850 - Intel"
l1d$ description8-way set associative +
l1i$ description4-way set associative +
l2$ description8-way set associative +
l3$ description16-way set associative +
l3$ size24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +