Semiconductor & Computer Engineering
| Line 85: | Line 85: | ||
{{cache info | {{cache info | ||
|l1 cache=128 KB | |l1 cache=128 KB | ||
| − | |||
| − | |||
| − | |||
|l2 cache=1 MB | |l2 cache=1 MB | ||
| − | + | |l3 cache=0 KiB | |
| − | |||
| − | |||
| − | |l3 cache=0 | ||
|l3 desc=No L3$ | |l3 desc=No L3$ | ||
}} | }} | ||
Revision as of 01:00, 19 September 2016
Template:mpu PEZY-1 was a first generation many-core microprocessor developed by PEZY in 2012. PEZY-1 contains 2 ARM926 cores (ARMv5TEJ) along with 512 simpler RISC cores. Operating at 533 MHz, the processor is said to have peach performance of 533 GFLOPS (single-precision) and 266 GFLOPS (double-precision). PEZY-1 was designed using 220 million gates and manufactured on TSMC's 40 nm process.
The PEZY-1 is used for image processing devices and various medical instruments. In 2014 PEZY introduced their second generation many-core processor, the PEZY-SC, with twice as many cores.
Cache
PEZY-1's cache is separate from the ARM926's cache which has an L1$ of 16KB (2x) and no L2$.
| Cache Info [Edit Values] | ||
| L1$ | 128 KB "KB" is not declared as a valid unit of measurement for this property. |
|
| L2$ | 1 MB "MB" is not declared as a valid unit of measurement for this property. |
|
| L3$ | 0 KiB 0 MiB 0 B 0 GiB |
No L3$ |
Memory controller
| Integrated Memory Controller | |
| Type | DDR3-1333 |
| Controllers | 1 |
| Channels | 4 |
| Bandwidth (single) | 10,666 MB/s |
| Bandwidth (dual) | 21,333 MB/s |
| Bandwidth (quad) | 42,666 MB/s |
| Max memory | 64 GB |
Expansions
PEZY-1 Quad PCI Board
PEZY has developed a Quad-PEZY-1 PCI board for their microprocessors which has 4 PEZY-1 for a total of 2,048 PE cores (along with 8 ARM cores). The board is equipped with 64 GB of memory for a total bandwidth of 200 GB/s. PEZY reports the total computational power for the board to be at 2.56 TFLOPS with a power consumption of 180 Watts.