Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "ambric/am2000/am2045"
| Line 109: | Line 109: | ||
* 128x [[has feature::GPIO]] @ 100 MHz | * 128x [[has feature::GPIO]] @ 100 MHz | ||
* [[has feature::serial flash]] | * [[has feature::serial flash]] | ||
| + | |||
| + | == Die Shot == | ||
| + | {| | ||
| + | | [[File:Am2045 die shot.png]] || [[File:Am2045 die shot (annotated).png]] | ||
| + | |} | ||
Revision as of 04:34, 25 June 2016
Template:mpu Am2045 (later renamed Am2045A), codename Kestrel, was Ambric's original flagship MPPA introduced in late 2006. This model was made of 42 Brics arranged as a grid of about 5x9, making up a total of 336 32-bit RICS-like cores operating asynchronously at 1-333 MHz. This model was later replace with Am2045B.
Originally this chip was supposed to have 45 Brics, hence the '2045' which was supposed to have 360 cores. However the final model only had 42 bric for 336 cores instead.
Architecture
- Main article: Am2000 § Architecture
The Am2045 is made of 42 homogeneous 'Brics' laid out in a 5 by 9 grid to form 336 cores and 336 RAM units.
General layout:
- 42x Brics
Cache
The Am2045 contains 42 Brics, each with its own RAM Unit (RU) of 13 kB of SRAM for a total of 546 kB of SRAM.
Memory controller
| Integrated Memory Controller | |
| Type | DDR2-400 |
| Controllers | 2 |
| Channels | 1 |
| Max memory | 4 GB |
Expansions
- PCIe
- JTAG
- 128x GPIO @ 100 MHz
- serial flash
Die Shot
 |
.png)
|
Facts about "Am2045 - Ambric"
| codename | Kestrel + |
| has feature | PCIe +, JTAG +, GPIO + and serial flash + |