From WikiChip
Difference between revisions of "ambric/am2000/am2024"
< ambric‎ | am2000

Line 21: Line 21:
 
| frequency          = 333 MHz
 
| frequency          = 333 MHz
 
| bus type            =  
 
| bus type            =  
| bus speed          =  
+
| bus speed          = 100 MHz
 
| bus rate            =  
 
| bus rate            =  
| clock multiplier    =  
+
| clock multiplier    = 3.3
  
 
| microarch          = Ambric  
 
| microarch          = Ambric  
Line 72: Line 72:
 
| socket 0 type      =  
 
| socket 0 type      =  
 
}}
 
}}
 +
'''Am2024''' was an [[MPPA]] introduced in late 2006 by [[Ambric]]. This model was made of {{ambric|am2000#Architecture|24 Brics}} arranged as a grid, making up a total of 192 {{arch|32}} [[RICS]]-like cores operating asynchronously at 1-333 MHz.
 +
 +
== Architecture ==
 +
{{main|ambric/am2000#Architecture|l1=Am2000 § Architecture}}
 +
The Am2024 is made of 24 homogeneous 'Brics' laid out in a grid to form 192 cores and 192 RAM units.
 +
 +
General layout:
 +
* 24x Brics
 +
** 2x Computer Unit (CU)
 +
*** 2x SRD {{arch|32}} CPU
 +
*** 2x RD {{arch|32}} CPU
 +
** 2x [[RAM]] Unit (RU)
 +
*** 4x 2 KB [[SRAM]] bank
 +
 +
== Cache ==
 +
The Am2035 contains 24 Brics, each with its own [[RAM]] Unit (RU) of 13 kB of SRAM for a total of 312 kB of SRAM.
 +
 +
== Memory controller ==
 +
{{integrated memory controller
 +
| type              = DDR2-400
 +
| controllers        = 2
 +
| channels          = 1
 +
| ecc support        =
 +
| max bandwidth      =
 +
| bandwidth schan    =
 +
| bandwidth dchan    =
 +
| max memory        =
 +
}}
 +
 +
== Expansions ==
 +
* [[has feature::PCIe]]
 +
* [[has feature::JTAG]]
 +
* [[has feature::GPIO]] @ 100 MHz
 +
* [[has feature::serial flash]]

Revision as of 16:47, 24 June 2016

Template:mpu Am2024 was an MPPA introduced in late 2006 by Ambric. This model was made of 24 Brics arranged as a grid, making up a total of 192 32-bit RICS-like cores operating asynchronously at 1-333 MHz.

Architecture

Main article: Am2000 § Architecture

The Am2024 is made of 24 homogeneous 'Brics' laid out in a grid to form 192 cores and 192 RAM units.

General layout:

  • 24x Brics

Cache

The Am2035 contains 24 Brics, each with its own RAM Unit (RU) of 13 kB of SRAM for a total of 312 kB of SRAM.

Memory controller

Integrated Memory Controller
Type DDR2-400
Controllers 2
Channels 1

Expansions

  • PCIe
  • JTAG
  • GPIO @ 100 MHz
  • serial flash
Facts about "Am2024 - Ambric"
has featurePCIe +, JTAG +, GPIO + and serial flash +