Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am486/am486dx2-80nv8t"
(Created page with "{{amd title|Am486DX2-80NV8T}} {{mpu | name = Am486DX2-80NV8T | no image = Yes | image = | image size = | caption...") |
|||
| Line 71: | Line 71: | ||
| socket 3 = Socket 3 | | socket 3 = Socket 3 | ||
}} | }} | ||
| − | '''Am486DX2-80NV8T''' was an {{intel|80486}}-compatible microprocessor introduced by [[AMD]] in 1995 following the conclusion of the legal battle with Intel. This processor had a clock multiplier of 2 having base frequency of 80 MHz with a bus frequency of 40 MHz. This model is | + | '''Am486DX2-80NV8T''' was an {{intel|80486}}-compatible microprocessor introduced by [[AMD]] in 1995 following the conclusion of the legal battle with Intel. This processor had a clock multiplier of 2 having base frequency of 80 MHz with a bus frequency of 40 MHz. This model is is a modified version of {{\\|Am486DX2-80V8T}} (and earlier {{\\|Am486DX2-80}}) that no longer included Intel's ICE microcode. |
== Cache == | == Cache == | ||
Revision as of 20:49, 15 May 2016
Template:mpu Am486DX2-80NV8T was an 80486-compatible microprocessor introduced by AMD in 1995 following the conclusion of the legal battle with Intel. This processor had a clock multiplier of 2 having base frequency of 80 MHz with a bus frequency of 40 MHz. This model is is a modified version of Am486DX2-80V8T (and earlier Am486DX2-80) that no longer included Intel's ICE microcode.
Cache
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 8 KB "KB" is not declared as a valid unit of measurement for this property. |
1x8 KB 4-way set associative (unified, write-through policy) |
Graphics
This chip had no integrated graphics processing unit.