Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i3/6320t"
| Line 84: | Line 84: | ||
|l3 cache=3 MB | |l3 cache=3 MB | ||
|l3 desc=shared | |l3 desc=shared | ||
| + | }} | ||
| + | |||
| + | == Expansions == | ||
| + | {{mpu expansions | ||
| + | | pcie revision = 3.0 | ||
| + | | pcie lanes = 16 | ||
| + | | pcie config = 1x16 | ||
| + | | pcie config 1 = 2x8 | ||
| + | | pcie config 2 = 1x8+2x4 | ||
| + | | usb revision = | ||
| + | | usb revision 2 = | ||
| + | | usb ports = | ||
| + | | sata ports = | ||
| + | | integrated lan = | ||
| + | | uart = | ||
| + | | gp io = | ||
}} | }} | ||
Revision as of 13:30, 13 May 2016
Template:mpu
Core i3-6320T is a 64-bit dual-core low-end microprocessor set to be introduced by Intel in 2016.
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Cache
- Main article: Skylake § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
2x32 KB 8-way set associative (per core, write-back) |
| L1D$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
2x32 KB 8-way set associative (per core, write-back) |
| L2$ | 512 KB "KB" is not declared as a valid unit of measurement for this property. |
2x256 KB 4-way set associative (per core, write-back) |
| L3$ | 3 MB "MB" is not declared as a valid unit of measurement for this property. |
shared |
Expansions
Facts about "Core i3-6320T - Intel"
| l1d$ description | 8-way set associative + |
| l1i$ description | 8-way set associative + |
| l2$ description | 4-way set associative + |
| l3$ description | shared + |