From WikiChip
Difference between revisions of "intel/core i3/6320t"
Line 13: | Line 13: | ||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
− | | part number | + | | part number 4 = |
| market = | | market = | ||
| first announced = | | first announced = |
Revision as of 13:26, 13 May 2016
Template:mpu
Core i3-6320T is a 64-bit dual-core low-end microprocessor set to be introduced by Intel in 2016.
Cache
- Main article: Skylake § Cache
Cache Info [Edit Values] | ||
L1I$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
2x32 KB 8-way set associative (per core, write-back) |
L1D$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
2x32 KB 8-way set associative (per core, write-back) |
L2$ | 512 KB "KB" is not declared as a valid unit of measurement for this property. |
2x256 KB 4-way set associative (per core, write-back) |
L3$ | 3 MB "MB" is not declared as a valid unit of measurement for this property. |
shared |
Facts about "Core i3-6320T - Intel"
l1d$ description | 8-way set associative + |
l1i$ description | 8-way set associative + |
l2$ description | 4-way set associative + |
l3$ description | shared + |