From WikiChip
Difference between revisions of "intel/xeon d/d-1521"
Line 35: | Line 35: | ||
| platform = Grangeville | | platform = Grangeville | ||
| core name = Broadwell DE | | core name = Broadwell DE | ||
+ | | core family = 6 | ||
+ | | core model = 6 | ||
| core stepping = V2 | | core stepping = V2 | ||
| process = 14 nm | | process = 14 nm |
Revision as of 16:56, 7 May 2016
Template:mpu The Xeon D-1521 is a 64-bit quad-core x86-64 microserver SoC that was introduced by Intel in March of 2015. The D-1521 operates at 2.4 GHz with a turbo frequency of 2.7 GHz. This chip, which is based on the Broadwell microarchitecture and manufactured in 14 nm process, has a TDP of 45 W and can support up to 128 GB of RAM (DDR3L/DDR4).
Cache
- Main article: Broadwell § Cache
Cache Info [Edit Values] | ||
L1I$ | 128 KB "KB" is not declared as a valid unit of measurement for this property. |
4x32 KB 8-way set associative (per core) |
L1D$ | 128 KB "KB" is not declared as a valid unit of measurement for this property. |
4x32 KB 8-way set associative (per core) |
L2$ | 1 MB "MB" is not declared as a valid unit of measurement for this property. |
4x256 KB 8-way set associative (per core) |
L3$ | 6 MB "MB" is not declared as a valid unit of measurement for this property. |
4x1.5 MB (per core) |
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
Integrated Memory Controller | |
Type | DDR3L-1333, DDR3L-1600, DDR4-1600, DDR4-1867, DDR4-2133 |
Controllers | 1 |
Channels | 2 |
ECC Support | Yes |
Max memory | 128 GB |
Expansions
Networking
Networking | |
SFI interface | Yes |
KR interface | Yes |
KR4 interface | No |
KX interface | Yes |
KX4 interface | No |
10Base-T | No |
100Base-T | No |
1000Base-T | Yes |
10GBase-T | Yes |
Features
Facts about "Xeon D-1521 - Intel"
l1d$ description | 8-way set associative + |
l1i$ description | 8-way set associative + |
l2$ description | 8-way set associative + |